aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2023-03-01target/riscv: gdbstub: Turn on debugger mode before calling CSR predicate()Bin Meng
2023-03-01target/riscv: Avoid reporting odd-numbered pmpcfgX in the CSR XML for RV64Bin Meng
2023-03-01target/riscv: Simplify getting RISCVCPU pointer from envBin Meng
2023-03-01target/riscv: Simplify {read, write}_pmpcfg() a little bitBin Meng
2023-03-01target/riscv: Use 'bool' type for read_onlyBin Meng
2023-03-01target/riscv: Coding style fixes in csr.cBin Meng
2023-03-01target/riscv: gdbstub: Do not generate CSR XML if Zicsr is disabledBin Meng
2023-03-01target/riscv: gdbstub: Minor change for better readabilityBin Meng
2023-03-01target/riscv: Use g_assert() for the predicate() NULL checkBin Meng
2023-03-01target/riscv: Add some comments to clarify the priority policy of riscv_csrrw...Bin Meng
2023-03-01target/riscv: gdbstub: Check priv spec version before reporting CSRBin Meng
2023-03-01Merge patch series "target/riscv: Some updates to float point related extensi...Palmer Dabbelt
2023-03-01Merge patch series "make write_misa a no-op and FEATURE_* cleanups"Palmer Dabbelt
2023-03-01target/riscv: Expose properties for Zv* extensionsWeiwei Li
2023-03-01target/riscv: Simplify check for EEW = 64 in trans_rvv.c.incWeiwei Li
2023-03-01target/riscv: Fix check for vector load/store instructions when EEW=64Weiwei Li
2023-03-01target/riscv: Add support for Zvfh/zvfhmin extensionsWeiwei Li
2023-03-01target/riscv: Remove redundunt check for zve32f and zve64fWeiwei Li
2023-03-01target/riscv: Replace check for F/D to Zve32f/Zve64d in trans_rvv.c.incWeiwei Li
2023-03-01target/riscv: Simplify check for Zve32f and Zve64fWeiwei Li
2023-03-01target/riscv: Indent fixes in cpu.cWeiwei Li
2023-03-01target/riscv: Add property check for Zvfh{min} extensionsWeiwei Li
2023-03-01target/riscv: Fix relationship between V, Zve*, F and DWeiwei Li
2023-03-01target/riscv: Add cfg properties for Zv* extensionsWeiwei Li
2023-03-01target/riscv: Simplify the check for Zfhmin and ZhinxminWeiwei Li
2023-03-01target/riscv: Fix the relationship between Zhinxmin and ZhinxWeiwei Li
2023-03-01target/riscv: Fix the relationship between Zfhmin and ZfhWeiwei Li
2023-03-01target/riscv/cpu: remove CPUArchState::features and friendsDaniel Henrique Barboza
2023-03-01target/riscv: remove RISCV_FEATURE_MMUDaniel Henrique Barboza
2023-03-01hw/riscv/virt.c: do not use RISCV_FEATURE_MMU in create_fdt_socket_cpus()Daniel Henrique Barboza
2023-03-01target/riscv: remove RISCV_FEATURE_PMPDaniel Henrique Barboza
2023-03-01target/riscv: remove RISCV_FEATURE_EPMPDaniel Henrique Barboza
2023-03-01target/riscv/cpu.c: error out if EPMP is enabled without PMPDaniel Henrique Barboza
2023-03-01target/riscv: remove RISCV_FEATURE_DEBUGDaniel Henrique Barboza
2023-03-01target/riscv: allow MISA writes as experimentalDaniel Henrique Barboza
2023-03-01target/riscv: do not mask unsupported QEMU extensions in write_misa()Daniel Henrique Barboza
2023-03-01target/riscv: introduce riscv_cpu_cfg()Daniel Henrique Barboza
2023-03-01readline: fix hmp completion issueDongli Zhang
2023-03-01Merge tag 'pull-tcg-20230301' of https://gitlab.com/rth7680/qemu into stagingPeter Maydell
2023-03-01bsd-user: implement sysctlbyname(2)Kyle Evans
2023-03-01bsd-user: do_freebsd_sysctl helper for sysctl(2)Kyle Evans
2023-03-01bsd-user: Start translation of arch-specific sysctlsJuergen Lock
2023-03-01bsd-user: common routine do_freebsd_sysctl_oid for all sysctl variantsJuergen Lock
2023-03-01bsd-user: sysctl helper funtions: sysctl_name2oid and sysctl_oidfmtJuergen Lock
2023-03-01bsd-user: Helper routines oidfmtStacey Son
2023-03-01bsd-user: various helper routines for sysctlWarner Losh
2023-03-01bsd-user: Add sysarch syscallStacey Son
2023-03-01build: Don't specify -no-pie for --static user-mode programsWarner Losh
2023-03-01bsd-user: Don't truncate the return value from freebsd_syscallDoug Rabson
2023-03-01tcg: Update docs/devel/tcg-ops.rst for temporary changesRichard Henderson