index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2014-04-18
tcg-s390: Remove W constraint
Richard Henderson
2014-04-18
tcg-sparc: Use the type parameter to tcg_target_const_match
Richard Henderson
2014-04-18
tcg-ppc64: Use the type parameter to tcg_target_const_match
Richard Henderson
2014-04-18
tcg-aarch64: Remove w constraint
Richard Henderson
2014-04-18
tcg: Add TCGType parameter to tcg_target_const_match
Richard Henderson
2014-04-18
tcg: Fix out of range shift in deposit optimizations
Richard Henderson
2014-04-18
tci: Mask shift counts to avoid undefined behavior
Richard Henderson
2014-04-18
tcg: Mask shift quantities while folding
Richard Henderson
2014-04-18
tcg: Use "unspecified behavior" for shifts
Richard Henderson
2014-04-18
tcg: Fix warning (1 bit signed bitfield entry) and replace int by bool
Stefan Weil
2014-04-17
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20140417-...
Peter Maydell
2014-04-17
target-arm: A64: fix unallocated test of scalar SQXTUN
Alex Bennée
2014-04-17
arm: translate.c: Fix smlald Instruction
Peter Crosthwaite
2014-04-17
net: cadence_gem: Make phy respond to broadcast
Peter Crosthwaite
2014-04-17
misc: zynq_slcr: Make DB_PRINTs always compile
Peter Crosthwaite
2014-04-17
misc: zynq_slcr: Convert SBD::init to object init
Peter Crosthwaite
2014-04-17
misc: zynq-slcr: Rewrite
Peter Crosthwaite
2014-04-17
allwinner-emac: update irq status after writes to interrupt registers
Beniamino Galvani
2014-04-17
allwinner-emac: set autonegotiation complete bit on link up
Beniamino Galvani
2014-04-17
allwinner-a10-pit: implement prescaler and source selection
Beniamino Galvani
2014-04-17
allwinner-a10-pit: use level triggered interrupts
Beniamino Galvani
2014-04-17
allwinner-a10-pit: avoid generation of spurious interrupts
Beniamino Galvani
2014-04-17
allwinner-a10-pic: fix behaviour of pending register
Beniamino Galvani
2014-04-17
allwinner-a10-pic: set vector address when an interrupt is pending
Beniamino Galvani
2014-04-17
timer: cadence_ttc: Fix match register write logic
Peter Crosthwaite
2014-04-17
target-arm/gdbstub64.c: remove useless 'break' statement.
Chen Gang
2014-04-17
target-arm: Dump 32-bit CPU state if 64 bit CPU is in AArch32
Peter Maydell
2014-04-17
target-arm: Handle the CPU being in AArch32 mode in the AArch64 set_pc
Peter Maydell
2014-04-17
target-arm: Make Cortex-A15 CBAR read-only
Peter Maydell
2014-04-17
target-arm: Implement CBAR for Cortex-A57
Peter Maydell
2014-04-17
target-arm: Implement Cortex-A57 implementation-defined system registers
Peter Maydell
2014-04-17
target-arm: Implement RVBAR register
Peter Maydell
2014-04-17
target-arm: Implement AArch64 address translation operations
Peter Maydell
2014-04-17
target-arm: Implement auxiliary fault status registers
Peter Maydell
2014-04-17
target-arm: Replace wildcarded cpreg definitions with precise ones for ARMv8
Peter Maydell
2014-04-17
target-arm: Don't expose wildcard ID register definitions for ARMv8
Peter Maydell
2014-04-17
target-arm: Remove THUMB2EE feature from AArch64 'any' CPU
Peter Maydell
2014-04-17
target-arm: Implement ISR_EL1 register
Peter Maydell
2014-04-17
target-arm: Implement AArch64 view of ACTLR
Peter Maydell
2014-04-17
target-arm: Implement AArch64 view of CONTEXTIDR
Peter Maydell
2014-04-17
target-arm: Implement AArch64 views of AArch32 ID registers
Peter Maydell
2014-04-17
target-arm: Add Cortex-A57 processor
Peter Maydell
2014-04-17
target-arm: Implement ARMv8 MVFR registers
Peter Maydell
2014-04-17
target-arm: Implement AArch64 EL1 exception handling
Rob Herring
2014-04-17
target-arm: Move arm_log_exception() into internals.h
Peter Maydell
2014-04-17
target-arm: Implement AArch64 SPSR_EL1
Peter Maydell
2014-04-17
target-arm: Implement SP_EL0, SP_EL1
Peter Maydell
2014-04-17
target-arm: Add AArch64 ELR_EL1 register.
Peter Maydell
2014-04-17
target-arm: Implement AArch64 views of fault status and data registers
Rob Herring
2014-04-17
target-arm: Use dedicated CPU state fields for ARM946 access bit registers
Peter Maydell
[next]