aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2022-01-10Merge remote-tracking branch 'remotes/vivier/tags/m68k-for-7.0-pull-request' ...Peter Maydell
2022-01-09target/m68k: don't word align SP in stack frame if M68K_FEATURE_UNALIGNED_DAT...Mark Cave-Ayland
2022-01-09macfb: fix VRAM dirty memory region loggingMark Cave-Ayland
2022-01-09q800: fix segfault with invalid MacROMLaurent Vivier
2022-01-09hw: m68k: Add virt compat machine type for 7.0Laurent Vivier
2022-01-08Merge tag 'bsd-user-arm-pull-request' of gitlab.com:bsdimp/qemu into stagingRichard Henderson
2022-01-07Merge tag 'pull-riscv-to-apply-20220108' of github.com:alistair23/qemu into s...Richard Henderson
2022-01-07bsd-user: add arm target buildWarner Losh
2022-01-07bsd-user/freebsd/target_os_ucontext.h: Require TARGET_*CONTEXT_SIZEWarner Losh
2022-01-07bsd-user/arm/signal.c: arm get_ucontext_sigreturnWarner Losh
2022-01-07bsd-user/arm/signal.c: arm set_mcontextWarner Losh
2022-01-07bsd-user/arm/signal.c: arm get_mcontextWarner Losh
2022-01-07bsd-user/arm/signal.c: arm set_sigtramp_argsWarner Losh
2022-01-07bsd-user/arm/target_arch_signal.h: Define size of *context_tWarner Losh
2022-01-07bsd-user/arm/target_arch_signal.h: arm machine context and trapframe for signalsWarner Losh
2022-01-07bsd-user/arm/target_arch_signal.h: arm specific signal registers and stackWarner Losh
2022-01-07bsd-user/arm/target_arch_elf.h: arm get_hwcap2 implWarner Losh
2022-01-07bsd-user/arm/target_arch_elf.h: arm get hwcapWarner Losh
2022-01-07bsd-user/arm/target_arch_elf.h: arm defines for ELFWarner Losh
2022-01-07bsd-user/arm/target_arch_thread.h: Routines to create and switch to a threadWarner Losh
2022-01-07bsd-user/arm/target_arch_sigtramp.h: Signal Trampoline for armWarner Losh
2022-01-07bsd-user/arm/target_arch_vmparam.h: Parameters for arm address spaceWarner Losh
2022-01-07bsd-user/arm/target_arch_reg.h: Implement core dump register copyingWarner Losh
2022-01-07bsd-user/arm/target_arch_cpu.h: Implement system call dispatchWarner Losh
2022-01-07bsd-user/arm/target_arch_cpu.h: Implement data abort exceptionsWarner Losh
2022-01-07bsd-user/arm/target_arch_cpu.h: Implement trivial EXCP exceptionsWarner Losh
2022-01-07bsd-user/arm/target_arch_cpu.h: Dummy target_cpu_loop implementationWarner Losh
2022-01-07bsd-user/arm/target_arch_cpu.h: Implement target_cpu_clone_regsWarner Losh
2022-01-07bsd-user/arm/target_arch_cpu.h: CPU Loop definitionsWarner Losh
2022-01-07bsd-user/arm/target_arch_cpu.c: Target specific TLS routinesWarner Losh
2022-01-07bsd-user/arm/target_syscall.h: Add copyright and update nameWarner Losh
2022-01-07bsd-user/arm/target_arch_sysarch.h: Use consistent include guardsWarner Losh
2022-01-07bsd-user/target_os_signal.h: Move signal prototypes to target_os_ucontext.hWarner Losh
2022-01-07bsd-user/x86_64: Move functions into signal.cWarner Losh
2022-01-07bsd-user/x86_64/target_arch_signal.h: Fill in mcontext_tWarner Losh
2022-01-07bsd-user/x86_64/target_arch_signal.h: use new target_os_ucontext.hWarner Losh
2022-01-07bsd-user/x86_64/target_arch_signal.h: Remove target_sigcontextWarner Losh
2022-01-07bsd-user/i386: Move the inlines into signal.cWarner Losh
2022-01-07bsd-user/i386/target_arch_signal.h: Update mcontext_t to match FreeBSDWarner Losh
2022-01-07bsd-user/i386/target_arch_signal.h: use new target_os_ucontext.hWarner Losh
2022-01-07bsd-user/i386/target_arch_signal.h: Remove target_sigcontextWarner Losh
2022-01-07bsd-user: create a per-arch signal.c fileWarner Losh
2022-01-07bsd-user/freebsd: Create common target_os_ucontext.h fileWarner Losh
2022-01-07bsd-user/mips*: Remove mips supportWarner Losh
2022-01-08target/riscv: Implement the stval/mtval illegal instructionAlistair Francis
2022-01-08target/riscv: Fixup setting GVAAlistair Francis
2022-01-08target/riscv: Set the opcode in DisasContextAlistair Francis
2022-01-08target/riscv: actual functions to realize crs 128-bit insnsFrédéric Pétrot
2022-01-08target/riscv: modification of the trans_csrxx for 128-bit supportFrédéric Pétrot
2022-01-08target/riscv: helper functions to wrap calls to 128-bit csr insnsFrédéric Pétrot
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-26 16:54:07 +0000