aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2019-09-20ipmi: Add an SMBus IPMI interfaceCorey Minyard
2019-09-20ipmi: Add PCI IPMI interfacesCorey Minyard
2019-09-20smbios:ipmi: Ignore IPMI devices with no fwinfo functionCorey Minyard
2019-09-20ipmi: Allow a size value to be passed for I/O spaceCorey Minyard
2019-09-20ipmi: Split out BT-specific code from ISA BT codeCorey Minyard
2019-09-20ipmi: Split out KCS-specific code from ISA KCS codeCorey Minyard
2019-09-20ipmi: Add a UUID device propertyCorey Minyard
2019-09-20qdev: Add a no default uuid propertyCorey Minyard
2019-09-20tests:ipmi: Fix IPMI BT testsCorey Minyard
2019-09-20ipmi: Generate an interrupt on watchdog pretimeout expiryCorey Minyard
2019-09-20ipmi: Fix the get watchdog commandCorey Minyard
2019-09-20ipmi: Fix watchdog NMI handlingCorey Minyard
2019-09-19Merge remote-tracking branch 'remotes/kraxel/tags/ui-20190919-pull-request' i...Peter Maydell
2019-09-19Merge remote-tracking branch 'remotes/kraxel/tags/ati-20190919-pull-request' ...Peter Maydell
2019-09-19Merge remote-tracking branch 'remotes/stefanha/tags/tracing-pull-request' int...Peter Maydell
2019-09-19Merge remote-tracking branch 'remotes/palmer/tags/riscv-for-master-4.2-sf1-v3...Peter Maydell
2019-09-19ati: use vga_read_byte in ati_cursor_defineGerd Hoffmann
2019-09-19vga: move access helpers to separate include fileGerd Hoffmann
2019-09-18trace: Forbid event format ending with newline characterPhilippe Mathieu-Daudé
2019-09-18trace: Remove trailing newline in eventsPhilippe Mathieu-Daudé
2019-09-18loader: Trace loaded imagesAlexey Kardashevskiy
2019-09-17gdbstub: riscv: fix the fflags registersKONRAD Frederic
2019-09-17target/riscv: Use TB_FLAGS_MSTATUS_FS for floating pointAlistair Francis
2019-09-17target/riscv: Fix mstatus dirty maskAlistair Francis
2019-09-17target/riscv: Use both register name and ABI nameAtish Patra
2019-09-17riscv: sifive_u: Update model and compatible strings in device treeBin Meng
2019-09-17riscv: sifive_u: Remove handcrafted clock nodes for UART and ethernetBin Meng
2019-09-17riscv: sifive_u: Fix broken GEM supportBin Meng
2019-09-17riscv: sifive_u: Instantiate OTP memory with a serial numberBin Meng
2019-09-17riscv: sifive: Implement a model for SiFive FU540 OTPBin Meng
2019-09-17riscv: roms: Update default bios for sifive_u machineBin Meng
2019-09-17riscv: sifive_u: Change UART node name in device treeBin Meng
2019-09-17riscv: sifive_u: Update UART base addresses and IRQsBin Meng
2019-09-17riscv: sifive_u: Reference PRCI clocks in UART and ethernet nodesBin Meng
2019-09-17riscv: sifive_u: Add PRCI block to the SoCBin Meng
2019-09-17riscv: sifive_u: Generate hfclk and rtcclk nodesBin Meng
2019-09-17riscv: sifive: Implement PRCI model for FU540Bin Meng
2019-09-17riscv: sifive_u: Update PLIC hart topology configuration stringBin Meng
2019-09-17riscv: sifive_u: Update hart configuration to reflect the real FU540 SoCBin Meng
2019-09-17riscv: sifive_u: Set the minimum number of cpus to 2Bin Meng
2019-09-17riscv: hart: Add a "hartid-base" property to RISC-V hart arrayBin Meng
2019-09-17riscv: hart: Extract hart realize to a separate routineBin Meng
2019-09-17riscv: Add a sifive_cpu.h to include both E and U cpu type definesBin Meng
2019-09-17riscv: sifive_e: Drop sifive_mmio_emulate()Bin Meng
2019-09-17riscv: sifive_e: prci: Update the PRCI register block sizeBin Meng
2019-09-17riscv: sifive_e: prci: Fix a typo of hfxosccfg register programmingBin Meng
2019-09-17riscv: sifive: Rename sifive_prci.{c, h} to sifive_e_prci.{c, h}Bin Meng
2019-09-17riscv: sifive_u: Remove the unnecessary include of prci headerBin Meng
2019-09-17riscv: roms: Remove executable attribute of opensbi imagesBin Meng
2019-09-17riscv: hw: Remove the unnecessary include of target/riscv/cpu.hBin Meng