aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2019-09-05target/arm: Convert T16 add pc/sp (immediate)Richard Henderson
2019-09-05target/arm: Convert T16 load/store (immediate offset)Richard Henderson
2019-09-05target/arm: Convert T16 load/store (register offset)Richard Henderson
2019-09-05target/arm: Convert T16 data-processing (two low regs)Richard Henderson
2019-09-05target/arm: Add skeleton for T16 decodetreeRichard Henderson
2019-09-05target/arm: Simplify disas_arm_insnRichard Henderson
2019-09-05target/arm: Simplify disas_thumb2_insnRichard Henderson
2019-09-05target/arm: Convert TTRichard Henderson
2019-09-05target/arm: Convert SGRichard Henderson
2019-09-05target/arm: Convert Table BranchRichard Henderson
2019-09-05target/arm: Convert Unallocated memory hintRichard Henderson
2019-09-05target/arm: Convert PLI, PLD, PLDWRichard Henderson
2019-09-05target/arm: Convert SETENDRichard Henderson
2019-09-05target/arm: Convert CPS (privileged)Richard Henderson
2019-09-05target/arm: Convert Clear-Exclusive, BarriersRichard Henderson
2019-09-05target/arm: Convert RFE and SRSRichard Henderson
2019-09-05target/arm: Convert SVCRichard Henderson
2019-09-05target/arm: Convert B, BL, BLX (immediate)Richard Henderson
2019-09-05target/arm: Diagnose base == pc for LDM/STMRichard Henderson
2019-09-05target/arm: Diagnose too few registers in list for LDM/STMRichard Henderson
2019-09-05target/arm: Diagnose writeback register in list for LDM for v7Richard Henderson
2019-09-05target/arm: Convert LDM, STMRichard Henderson
2019-09-05target/arm: Convert MOVW, MOVTRichard Henderson
2019-09-05target/arm: Convert Signed multiply, signed and unsigned divideRichard Henderson
2019-09-05target/arm: Convert packing, unpacking, saturation, and reversalRichard Henderson
2019-09-05target/arm: Convert Parallel addition and subtractionRichard Henderson
2019-09-05target/arm: Convert USAD8, USADA8, SBFX, UBFX, BFC, BFI, UDFRichard Henderson
2019-09-05target/arm: Diagnose UNPREDICTABLE ldrex/strex casesRichard Henderson
2019-09-05target/arm: Convert Synchronization primitivesRichard Henderson
2019-09-05target/arm: Convert load/store (register, immediate, literal)Richard Henderson
2019-09-05target/arm: Convert T32 ADDW/SUBWRichard Henderson
2019-09-05target/arm: Convert the rest of A32 Miscelaneous instructionsRichard Henderson
2019-09-05target/arm: Convert ERETRichard Henderson
2019-09-05target/arm: Convert CLZRichard Henderson
2019-09-05target/arm: Convert BX, BXJ, BLX (register)Richard Henderson
2019-09-05target/arm: Convert Cyclic Redundancy CheckRichard Henderson
2019-09-05target/arm: Convert MRS/MSR (banked, register)Richard Henderson
2019-09-05target/arm: Convert MSR (immediate) and hintsRichard Henderson
2019-09-05target/arm: Simplify op_smlawx for SMLAW*Richard Henderson
2019-09-05target/arm: Simplify op_smlaxxx for SMLAL*Richard Henderson
2019-09-05target/arm: Convert Halfword multiply and multiply accumulateRichard Henderson
2019-09-05target/arm: Convert Saturating addition and subtractionRichard Henderson
2019-09-05target/arm: Simplify UMAALRichard Henderson
2019-09-05target/arm: Convert multiply and multiply accumulateRichard Henderson
2019-09-05target/arm: Convert Data Processing (immediate)Richard Henderson
2019-09-05target/arm: Convert Data Processing (reg-shifted-reg)Richard Henderson
2019-09-05target/arm: Convert Data Processing (register)Richard Henderson
2019-09-05target/arm: Add stubs for aa32 decodetreeRichard Henderson
2019-09-05target/arm: Use store_reg_from_load in thumb2 codeRichard Henderson
2019-09-05qemu-doc: Do not hard-code the name of the QEMU binaryThomas Huth