aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2017-01-22Revert "Remove remainders of HPPA backend"Richard Henderson
2017-01-20Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell
2017-01-20Merge remote-tracking branch 'remotes/cohuck/tags/s390x-20170120-v2' into sta...Peter Maydell
2017-01-20Merge remote-tracking branch 'remotes/jasowang/tags/net-pull-request' into st...Peter Maydell
2017-01-20Merge remote-tracking branch 'remotes/mst/tags/for_upstream' into stagingPeter Maydell
2017-01-20Merge remote-tracking branch 'remotes/armbru/tags/pull-error-2017-01-19' into...Peter Maydell
2017-01-20pc.h: move x-mach-use-reliable-get-clock compat entry to PC_COMPAT_2_8Marcelo Tosatti
2017-01-20bitmap: assert that start and nr are non negativePeter Lieven
2017-01-20Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20170120'...Peter Maydell
2017-01-20hw/arm/virt: Add board property to enable EL2Peter Maydell
2017-01-20target-arm: Enable EL2 feature bit on A53 and A57Peter Maydell
2017-01-20target/arm/psci.c: If EL2 implemented, start CPUs in EL2Peter Maydell
2017-01-20hw/arm/virt-acpi-build: use SMC if booting in EL2Andrew Jones
2017-01-20hw/arm/virt: Support using SMC for PSCIPeter Maydell
2017-01-20hw/intc/arm_gicv3: Implement EL2 traps for CPU i/f regsPeter Maydell
2017-01-20hw/intc/arm_gicv3: Implement gicv3_cpuif_virt_update()Peter Maydell
2017-01-20hw/intc/arm_gicv3: Implement ICV_ registers EOIR and IARPeter Maydell
2017-01-20hw/intc/arm_gicv3: Implement ICV_ HPPIR, DIR and RPR registersPeter Maydell
2017-01-20hw/intc/arm_gicv3: Implement ICV_ registers which are just accessorsPeter Maydell
2017-01-20hw/intc/arm_gicv3: Add accessors for ICH_ system registersPeter Maydell
2017-01-20hw/intc/gicv3: Add data fields for virtualization supportPeter Maydell
2017-01-20hw/intc/gicv3: Add defines for ICH system register fieldsPeter Maydell
2017-01-20target-arm: Add ARMCPU fields for GIC CPU i/f configPeter Maydell
2017-01-20hw/arm/virt: Wire VIRQ, VFIQ, maintenance irq lines from GIC to CPUPeter Maydell
2017-01-20target-arm: Expose output GPIO line for VCPU maintenance interruptPeter Maydell
2017-01-20hw/intc/arm_gic: Add external IRQ lines for VIRQ and VFIQPeter Maydell
2017-01-20hw/intc/arm_gicv3: Add external IRQ lines for VIRQ and VFIQPeter Maydell
2017-01-20hw/arm/virt-acpi - reserve ECAM space as PNP0C02 deviceArd Biesheuvel
2017-01-20arm: virt: Fix segmentation fault when specifying an unsupported CPUShannon Zhao
2017-01-20aspeed: use first FMC flash as a boot ROMCédric Le Goater
2017-01-20aspeed/smc: extend tests for Command modeCédric Le Goater
2017-01-20aspeed/smc: reset flash after each testCédric Le Goater
2017-01-20aspeed/smc: handle SPI flash Command modeCédric Le Goater
2017-01-20aspeed/smc: adjust the size of the register regionCédric Le Goater
2017-01-20aspeed/smc: unfold the AspeedSMCController arrayCédric Le Goater
2017-01-20aspeed/smc: autostrap CE0/1 configurationCédric Le Goater
2017-01-20aspeed/smc: rework the prototype of the AspeedSMCFlash helper routinesCédric Le Goater
2017-01-20aspeed/smc: remove call to aspeed_smc_update_cs() in reset functionCédric Le Goater
2017-01-20aspeed/smc: remove call to reset in realize functionCédric Le Goater
2017-01-20target/arm: Implement DBGVCR32_EL2 system registerPeter Maydell
2017-01-20target/arm: Handle VIRQ and VFIQ in arm_cpu_do_interrupt_aarch32()Peter Maydell
2017-01-20block: m25p80: Improve 1GiB Micron flash definitionMarcin Krzeminski
2017-01-20block: m25p80: Introduce die erase commandMarcin Krzeminski
2017-01-20block: m25p80: Add Quad Page Program 4byteMarcin Krzeminski
2017-01-20arm: Uniquely name imx25 I2C buses.Alastair D'Silva
2017-01-20virtio-ccw: fix ring sizingMichael S. Tsirkin
2017-01-20s390x/pci: merge msix init functionsYi Min Zhao
2017-01-20s390x/pci: handle PCIBridge bus numberPierre Morel
2017-01-20s390x/pci: use hashtable to look up zpci via fhYi Min Zhao
2017-01-20s390x/pci: PCI multibus bridge handlingPierre Morel
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-27 23:01:30 +0000