index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2014-12-16
target-mips: remove excp_names[] from linux-user as it is unused
Leon Alrae
2014-12-16
disas/mips: disable unused mips16_to_32_reg_map[]
Leon Alrae
2014-12-16
disas/mips: remove unused mips_msa_control_names_numeric[32]
Leon Alrae
2014-12-16
target-mips: convert single case switch into if statement
Leon Alrae
2014-12-16
target-mips: Fix DisasContext's ulri member initialization
Maciej W. Rozycki
2014-12-16
target-mips: Use local float status pointer across MSA macros
Maciej W. Rozycki
2014-12-16
target-mips: Add missing calls to synchronise SoftFloat status
Maciej W. Rozycki
2014-12-16
linux-user: Use the 5KEf processor for 64-bit emulation
Maciej W. Rozycki
2014-12-16
target-mips: Also apply the CP0.Status mask to MTTC0
Maciej W. Rozycki
2014-12-16
target-mips: gdbstub: Clean up FPU register handling
Maciej W. Rozycki
2014-12-16
target-mips: Correct 32-bit address space wrapping
Maciej W. Rozycki
2014-12-16
target-mips: Tighten ISA level checks
Maciej W. Rozycki
2014-12-16
target-mips: Fix CP0.Config3.ISAOnExc write accesses
Maciej W. Rozycki
2014-12-16
target-mips: Output CP0.Config2-5 in the register dump
Maciej W. Rozycki
2014-12-16
target-mips: Fix the 64-bit case for microMIPS MOVE16 and MOVEP
Maciej W. Rozycki
2014-12-16
target-mips: Correct the writes to Status and Cause registers via gdbstub
Maciej W. Rozycki
2014-12-16
target-mips: Correct the handling of writes to CP0.Status for MIPSr6
Maciej W. Rozycki
2014-12-16
target-mips: Correct MIPS16/microMIPS branch size calculation
Maciej W. Rozycki
2014-12-16
target-mips: Restore the order of helpers
Maciej W. Rozycki
2014-12-16
target-mips: Remove unused `FLOAT_OP' macro
Maciej W. Rozycki
2014-12-16
target-mips: Make `helper_float_cvtw_s' consistent with the remaining helpers
Maciej W. Rozycki
2014-12-16
target-mips: Fix formatting in `decode_opc'
Maciej W. Rozycki
2014-12-16
target-mips: Fix formatting in `mips_defs'
Maciej W. Rozycki
2014-12-16
target-mips: Fix formatting in `decode_extended_mips16_opc'
Maciej W. Rozycki
2014-12-16
target-mips: Enable vectored interrupt support for the 74Kf CPU
Maciej W. Rozycki
2014-12-16
target-mips: Add M14K and M14Kc MIPS32r2 microMIPS processors
Maciej W. Rozycki
2014-12-16
target-mips: Make CP0.Config4 and CP0.Config5 registers signed
Maciej W. Rozycki
2014-12-16
target-mips: Add 5KEc and 5KEf MIPS64r2 processors
Maciej W. Rozycki
2014-12-16
target-mips: Make CP1.FIR read-only here too
Maciej W. Rozycki
2014-12-16
target-mips: Correct the handling of register #72 on writes
Maciej W. Rozycki
2014-12-15
Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into staging
Peter Maydell
2014-12-15
sdhci: Support SDHCI devices on PCI
Kevin O'Connor
2014-12-15
sdhci: Define SDHCI PCI ids
Kevin O'Connor
2014-12-15
sdhci: Add "sysbus" to sdhci QOM types and methods
Kevin O'Connor
2014-12-15
sdhci: Remove class "virtual" methods
Kevin O'Connor
2014-12-15
sdhci: Set a default frequency clock
Kevin O'Connor
2014-12-15
serial: only resample THR interrupt on rising edge of IER.THRI
Paolo Bonzini
2014-12-15
serial: update LSR on enabling/disabling FIFOs
Paolo Bonzini
2014-12-15
serial: clean up THRE/TEMT handling
Paolo Bonzini
2014-12-15
serial: reset thri_pending on IER writes with THRI=0
Paolo Bonzini
2014-12-15
linuxboot: fix loading old kernels
Paolo Bonzini
2014-12-15
kvm/apic: fix 2.2->2.1 migration
Paolo Bonzini
2014-12-15
target-i386: add Ivy Bridge CPU model
Paolo Bonzini
2014-12-15
target-i386: add f16c and rdrand to Haswell and Broadwell
Paolo Bonzini
2014-12-15
target-i386: add VME to all CPUs
Paolo Bonzini
2014-12-15
pc: add 2.3 machine types
Paolo Bonzini
2014-12-15
i386: do not cross the pages boundaries in replay mode
Pavel Dovgalyuk
2014-12-15
cpus: make icount warp behave well with respect to stop/cont
Pavel Dovgalyuk
2014-12-15
timer: introduce new QEMU_CLOCK_VIRTUAL_RT clock
Pavel Dovgalyuk
2014-12-15
cpu-exec: invalidate nocache translation if they are interrupted
Pavel Dovgalyuk
[next]