aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2014-02-11exec: Make stw_*_phys input an AddressSpaceEdgar E. Iglesias
2014-02-11exec: Make stl_phys_notdirty input an AddressSpaceEdgar E. Iglesias
2014-02-11exec: Make stl_*_phys input an AddressSpaceEdgar E. Iglesias
2014-02-11exec: Make stq_*_phys input an AddressSpaceEdgar E. Iglesias
2014-02-11exec: Make lduw_*_phys input an AddressSpaceEdgar E. Iglesias
2014-02-11exec: Make ldq/ldub_*_phys input an AddressSpaceEdgar E. Iglesias
2014-02-11exec: Make ldl_*_phys input an AddressSpaceEdgar E. Iglesias
2014-02-11exec: On AS changes, only flush affected CPU TLBsEdgar E. Iglesias
2014-02-11cpu: Add per-cpu address spaceEdgar E. Iglesias
2014-02-11memory: Add MemoryListener to typedefs.hEdgar E. Iglesias
2014-02-11exec: Make memory_region_section_get_iotlb use section ASEdgar E. Iglesias
2014-02-11exec: Always initialize MemorySection address spacesEdgar E. Iglesias
2014-02-11exec: Make iotlb_to_region input an ASEdgar E. Iglesias
2014-02-11exec: Make tb_invalidate_phys_addr input an ASEdgar E. Iglesias
2014-02-11Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20140208'...Peter Maydell
2014-02-10Merge remote-tracking branch 'remotes/kvaneesh/for-upstream' into stagingPeter Maydell
2014-02-10memory: fix limiting of translation at a page boundaryPaolo Bonzini
2014-02-08Merge remote-tracking branch 'remotes/mwalle/tags/lm32-fixes/20140204' into s...Peter Maydell
2014-02-08arm/zynq: Add software system reset via SCLRSebastian Huber
2014-02-08hw/arm/allwinner-a10: initialize EMACBeniamino Galvani
2014-02-08hw/net: add support for Allwinner EMAC Fast Ethernet controllerBeniamino Galvani
2014-02-08util/fifo8: clear fifo head upon resetBeniamino Galvani
2014-02-08util/fifo8: implement push/pop of multiple bytesBeniamino Galvani
2014-02-08disas: Implement disassembly output for A64Claudio Fontana
2014-02-08disas/libvixl: Fix upstream libvixl compilation issuesPeter Maydell
2014-02-08disas: Add subset of libvixl sources for A64 disassemblerPeter Maydell
2014-02-08rules.mak: Link with C++ if we have a C++ compilerPeter Maydell
2014-02-08rules.mak: Support .cc as a C++ source file suffixPeter Maydell
2014-02-08arm_gic: Add GICC_APRn state to the GICStateChristoffer Dall
2014-02-08vmstate: Add uint32 2D-array supportChristoffer Dall
2014-02-08arm_gic: Support setting/getting binary point regChristoffer Dall
2014-02-08arm_gic: Keep track of SGI sourcesChristoffer Dall
2014-02-08arm_gic: Fix GIC pending behaviorChristoffer Dall
2014-02-08target-arm: Add support for AArch32 64bit VCVTB and VCVTTWill Newton
2014-02-08target-arm: A64: Add FNEG and FABS to the SIMD 2-reg-misc groupPeter Maydell
2014-02-08target-arm: A64: Add 2-reg-misc REV* instructionsAlex Bennée
2014-02-08target-arm: A64: Add narrowing 2-reg-misc instructionsPeter Maydell
2014-02-08target-arm: A64: Implement 2-reg-misc CNT, NOT and RBITPeter Maydell
2014-02-08target-arm: A64: Implement 2-register misc compares, ABS, NEGPeter Maydell
2014-02-08target-arm: A64: Add skeleton decode for SIMD 2-reg misc groupPeter Maydell
2014-02-08target-arm: A64: Add SIMD simple 64 bit insns from scalar 2-reg miscPeter Maydell
2014-02-08target-arm: A64: Implement remaining integer scalar-3-same insnsPeter Maydell
2014-02-08target-arm: A64: Implement scalar pairwise opsPeter Maydell
2014-02-08tcg: Add TCGV_UNUSED_PTR, TCGV_IS_UNUSED_PTR, TCGV_EQUAL_PTRPeter Maydell
2014-02-08target-arm: A64: Implement pairwise integer ops from 3-reg-same SIMDPeter Maydell
2014-02-08target-arm: A64: Implement remaining non-pairwise int SIMD 3-reg-same insnsPeter Maydell
2014-02-08target-arm: A64: Implement SIMD 3-reg-same shift and saturate insnsPeter Maydell
2014-02-08Merge remote-tracking branch 'remotes/juanquintela/tags/migration/20140204-1'...Peter Maydell
2014-02-07Merge remote-tracking branch 'remotes/kraxel/tags/pull-roms-1' into stagingPeter Maydell
2014-02-07Merge remote-tracking branch 'remotes/stefanha/tags/qtest-for-peter' into sta...Peter Maydell
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-22 21:04:01 +0000