aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2011-01-17Replace 'extern inline' with 'static inline'Blue Swirl
2011-01-17bsd-user: Fix possible memory leaks and wrong realloc callStefan Weil
2011-01-17sm501: add 2D engine copyrect supportAurelien Jarno
2011-01-17Merge remote branch 'mst/for_anthony' into stagingAnthony Liguori
2011-01-16m48t59: Fix a wrong opaque passed to nvram read and write routinesHervé Poussineau
2011-01-16gdbstub: Close connection in gdb_exitFabien Chouteau
2011-01-16USB keyboard emulation key mapping errorMichael Tokarev
2011-01-16target-sh4: implement negc using TCGAurelien Jarno
2011-01-16target-sh4: use rotl/rotr when possibleAurelien Jarno
2011-01-16tcg/sparc64: fix segfaultBlue Swirl
2011-01-15target-sh4: correct use of ! and &Aurelien Jarno
2011-01-15monitor: fix a typoBlue Swirl
2011-01-14make_device_config: Fix non-fatal error message with dash and other shellsStefan Weil
2011-01-14MAINTAINERS: add entries for TCGAurelien Jarno
2011-01-14MAINTAINERS: Change MIPS and SH4 maintainersAurelien Jarno
2011-01-14MAINTAINERS: fix typosAurelien Jarno
2011-01-14target-arm: Restore IT bits when resuming after an exceptionPeter Maydell
2011-01-14linux-user: ARM: clear the IT bits when invoking a signal handlerPeter Maydell
2011-01-14target-arm: Refactor translation of exception generating instructionsPeter Maydell
2011-01-14target-arm: Remove redundant setting of IT bits before Thumb SWIPeter Maydell
2011-01-14target-arm: Translate with user-state from TB flags, not CPUStatePeter Maydell
2011-01-14target-arm: Set privileged bit in TB flags correctly for M profilePeter Maydell
2011-01-14target-arm: Translate with condexec bits from TB flags, not CPUStatePeter Maydell
2011-01-14target-arm: Translate with Thumb state from TB flags, not CPUStatePeter Maydell
2011-01-14target-arm: Translate with VFP len/stride from TB flags, not CPUStatePeter Maydell
2011-01-14target-arm: Translate with VFP-enabled from TB flags, not CPUStatePeter Maydell
2011-01-14target-arm: Add symbolic constants for bitfields in TB flagsPeter Maydell
2011-01-14target-arm: Don't generate code specific to current CPU mode for SRSPeter Maydell
2011-01-14target-arm: Use the standard FPSCR value for VRSQRTSPeter Maydell
2011-01-14target-arm: Add support for 'Standard FPSCR Value' as used by NeonPeter Maydell
2011-01-14target-arm: Fix implementation of VRSQRTSPeter Maydell
2011-01-14softfloat: Add float32_is_zero_or_denormal() functionPeter Maydell
2011-01-14lsi53c895a: fix endianness issuesAurelien Jarno
2011-01-14mips/malta: fix board idAurelien Jarno
2011-01-14target-sh4: use setcond when possibleAurelien Jarno
2011-01-14target-sh4: log instructions start in TCG codeAurelien Jarno
2011-01-14target-sh4: simplify comparisons after a 'and' opAurelien Jarno
2011-01-14target-sh4: fix reset on r2dAurelien Jarno
2011-01-14target-sh4: optimize exceptionsAurelien Jarno
2011-01-14target-sh4: add ftrv instructionAurelien Jarno
2011-01-14target-sh4: add fipr instructionAurelien Jarno
2011-01-14target-sh4: implement FPU exceptionsAurelien Jarno
2011-01-14target-sh4: implement flush-to-zeroAurelien Jarno
2011-01-14target-sh4: define FPSCR constantsAurelien Jarno
2011-01-14target-sh4: use default-NaN modeAurelien Jarno
2011-01-14softfloat: fix default-NaN modeAurelien Jarno
2011-01-14softfloat: SH4 has the sNaN bit setAurelien Jarno
2011-01-14target-sh4: switch sh4 to softfloatAurelien Jarno
2011-01-14configure: fix broken testAurelien Jarno
2011-01-14make trace options use autoconfy namesPaolo Bonzini
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-24 23:36:05 +0000