aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2022-01-21target/riscv: Relax debug check for pm writeLIU Zhiwei
2022-01-21target/riscv: Use gdb xml according to max mxlenLIU Zhiwei
2022-01-21target/riscv: Extend pc for runtime pc writeLIU Zhiwei
2022-01-21target/riscv: Ignore the pc bits above XLENLIU Zhiwei
2022-01-21target/riscv: Create xl field in envLIU Zhiwei
2022-01-21target/riscv: Sign extend pc for different XLENLIU Zhiwei
2022-01-21target/riscv: Sign extend link reg for jal and jalrLIU Zhiwei
2022-01-21target/riscv: Don't save pc when exception returnLIU Zhiwei
2022-01-21target/riscv: Adjust pmpcfg access with mxlLIU Zhiwei
2022-01-21roms/opensbi: Remove ELF imagesAnup Patel
2022-01-21hw/riscv: Remove macros for ELF BIOS image namesAnup Patel
2022-01-21hw/riscv: spike: Allow using binary firmware as biosAnup Patel
2022-01-21target/riscv: rvv-1.0: Allow Zve32f extension to be turned onFrank Chang
2022-01-21target/riscv: rvv-1.0: Add Zve32f support for narrowing type-convert insnsFrank Chang
2022-01-21target/riscv: rvv-1.0: Add Zve32f support for widening type-convert insnsFrank Chang
2022-01-21target/riscv: rvv-1.0: Add Zve32f support for single-width fp reduction insnsFrank Chang
2022-01-21target/riscv: rvv-1.0: Add Zve32f support for scalar fp insnsFrank Chang
2022-01-21target/riscv: rvv-1.0: Add Zve32f support for configuration insnsFrank Chang
2022-01-21target/riscv: rvv-1.0: Add Zve32f extension into RISC-VFrank Chang
2022-01-21target/riscv: rvv-1.0: Allow Zve64f extension to be turned onFrank Chang
2022-01-21target/riscv: rvv-1.0: Add Zve64f support for narrowing type-convert insnsFrank Chang
2022-01-21target/riscv: rvv-1.0: Add Zve64f support for widening type-convert insnsFrank Chang
2022-01-21target/riscv: rvv-1.0: Add Zve64f support for single-width fp reduction insnsFrank Chang
2022-01-21target/riscv: rvv-1.0: Add Zve64f support for scalar fp insnsFrank Chang
2022-01-21target/riscv: rvv-1.0: Add Zve64f support for vsmul.vv and vsmul.vx insnsFrank Chang
2022-01-21target/riscv: rvv-1.0: Add Zve64f support for vmulh variant insnsFrank Chang
2022-01-21target/riscv: rvv-1.0: Add Zve64f support for load and store insnsFrank Chang
2022-01-21target/riscv: rvv-1.0: Add Zve64f support for configuration insnsFrank Chang
2022-01-21target/riscv: rvv-1.0: Add Zve64f extension into RISC-VFrank Chang
2022-01-21softmmu/device_tree: Remove redundant pointer assignmentYanan Wang
2022-01-21softmmu/device_tree: Silence compiler warning with --enable-sanitizersThomas Huth
2022-01-21target/riscv: enable riscv kvm accelYifei Jiang
2022-01-21target/riscv: Support virtual time context synchronizationYifei Jiang
2022-01-21target/riscv: Implement virtual time adjusting with vm state changingYifei Jiang
2022-01-21target/riscv: Add kvm_riscv_get/put_regs_timerYifei Jiang
2022-01-21target/riscv: Add host cpu typeYifei Jiang
2022-01-21target/riscv: Handle KVM_EXIT_RISCV_SBI exitYifei Jiang
2022-01-21target/riscv: Support setting external interrupt by KVMYifei Jiang
2022-01-21target/riscv: Support start kernel directly by KVMYifei Jiang
2022-01-21target/riscv: Implement kvm_arch_put_registersYifei Jiang
2022-01-21target/riscv: Implement kvm_arch_get_registersYifei Jiang
2022-01-21target/riscv: Implement function kvm_arch_init_vcpuYifei Jiang
2022-01-21target/riscv: Add target/riscv/kvm.c to place the public kvm interfaceYifei Jiang
2022-01-21update-linux-headers: Add asm-riscv/kvm.hYifei Jiang
2022-01-21hw: timer: ibex_timer: update/add reg addressWilfred Mallawa
2022-01-21riscv: opentitan: fixup plic stride lenWilfred Mallawa
2022-01-21hw: timer: ibex_timer: Fixup reading w/o registerWilfred Mallawa
2022-01-20Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20220120-...Peter Maydell
2022-01-20hw/intc/arm_gicv3: Check for !MEMTX_OK instead of MEMTX_ERRORPhilippe Mathieu-Daudé
2022-01-20hw/intc/arm_gicv3_its: Range-check ICID before indexing into collection tablePeter Maydell