aboutsummaryrefslogtreecommitdiff
path: root/tests/data/acpi/pc/FACP.bridge.dsl
diff options
context:
space:
mode:
Diffstat (limited to 'tests/data/acpi/pc/FACP.bridge.dsl')
-rw-r--r--tests/data/acpi/pc/FACP.bridge.dsl99
1 files changed, 0 insertions, 99 deletions
diff --git a/tests/data/acpi/pc/FACP.bridge.dsl b/tests/data/acpi/pc/FACP.bridge.dsl
deleted file mode 100644
index 11b371812d..0000000000
--- a/tests/data/acpi/pc/FACP.bridge.dsl
+++ /dev/null
@@ -1,99 +0,0 @@
-/*
- * Intel ACPI Component Architecture
- * AML/ASL+ Disassembler version 20190509 (64-bit version)
- * Copyright (c) 2000 - 2019 Intel Corporation
- *
- * Disassembly of tests/data/acpi/pc/FACP.bridge, Tue Aug 4 11:14:15 2020
- *
- * ACPI Data Table [FACP]
- *
- * Format: [HexOffset DecimalOffset ByteLength] FieldName : FieldValue
- */
-
-[000h 0000 4] Signature : "FACP" [Fixed ACPI Description Table (FADT)]
-[004h 0004 4] Table Length : 00000074
-[008h 0008 1] Revision : 01
-[009h 0009 1] Checksum : A1
-[00Ah 0010 6] Oem ID : "BOCHS "
-[010h 0016 8] Oem Table ID : "BXPCFACP"
-[018h 0024 4] Oem Revision : 00000001
-[01Ch 0028 4] Asl Compiler ID : "BXPC"
-[020h 0032 4] Asl Compiler Revision : 00000001
-
-[024h 0036 4] FACS Address : 00000000
-[028h 0040 4] DSDT Address : 00000000
-[02Ch 0044 1] Model : 01
-[02Dh 0045 1] PM Profile : 00 [Unspecified]
-[02Eh 0046 2] SCI Interrupt : 0009
-[030h 0048 4] SMI Command Port : 000000B2
-[034h 0052 1] ACPI Enable Value : F1
-[035h 0053 1] ACPI Disable Value : F0
-[036h 0054 1] S4BIOS Command : 00
-[037h 0055 1] P-State Control : 00
-[038h 0056 4] PM1A Event Block Address : 00000600
-[03Ch 0060 4] PM1B Event Block Address : 00000000
-[040h 0064 4] PM1A Control Block Address : 00000604
-[044h 0068 4] PM1B Control Block Address : 00000000
-[048h 0072 4] PM2 Control Block Address : 00000000
-[04Ch 0076 4] PM Timer Block Address : 00000608
-[050h 0080 4] GPE0 Block Address : 0000AFE0
-[054h 0084 4] GPE1 Block Address : 00000000
-[058h 0088 1] PM1 Event Block Length : 04
-[059h 0089 1] PM1 Control Block Length : 02
-[05Ah 0090 1] PM2 Control Block Length : 00
-[05Bh 0091 1] PM Timer Block Length : 04
-[05Ch 0092 1] GPE0 Block Length : 04
-[05Dh 0093 1] GPE1 Block Length : 00
-[05Eh 0094 1] GPE1 Base Offset : 00
-[05Fh 0095 1] _CST Support : 00
-[060h 0096 2] C2 Latency : 0FFF
-[062h 0098 2] C3 Latency : 0FFF
-[064h 0100 2] CPU Cache Size : 0000
-[066h 0102 2] Cache Flush Stride : 0000
-[068h 0104 1] Duty Cycle Offset : 00
-[069h 0105 1] Duty Cycle Width : 00
-[06Ah 0106 1] RTC Day Alarm Index : 00
-[06Bh 0107 1] RTC Month Alarm Index : 00
-[06Ch 0108 1] RTC Century Index : 32
-[06Dh 0109 2] Boot Flags (decoded below) : 0000
- Legacy Devices Supported (V2) : 0
- 8042 Present on ports 60/64 (V2) : 0
- VGA Not Present (V4) : 0
- MSI Not Supported (V4) : 0
- PCIe ASPM Not Supported (V4) : 0
- CMOS RTC Not Present (V5) : 0
-[06Fh 0111 1] Reserved : 00
-[070h 0112 4] Flags (decoded below) : 000080A5
- WBINVD instruction is operational (V1) : 1
- WBINVD flushes all caches (V1) : 0
- All CPUs support C1 (V1) : 1
- C2 works on MP system (V1) : 0
- Control Method Power Button (V1) : 0
- Control Method Sleep Button (V1) : 1
- RTC wake not in fixed reg space (V1) : 0
- RTC can wake system from S4 (V1) : 1
- 32-bit PM Timer (V1) : 0
- Docking Supported (V1) : 0
- Reset Register Supported (V2) : 0
- Sealed Case (V3) : 0
- Headless - No Video (V3) : 0
- Use native instr after SLP_TYPx (V3) : 0
- PCIEXP_WAK Bits Supported (V4) : 0
- Use Platform Timer (V4) : 1
- RTC_STS valid on S4 wake (V4) : 0
- Remote Power-on capable (V4) : 0
- Use APIC Cluster Model (V4) : 0
- Use APIC Physical Destination Mode (V4) : 0
- Hardware Reduced (V5) : 0
- Low Power S0 Idle (V5) : 0
-
-Raw Table Data: Length 116 (0x74)
-
- 0000: 46 41 43 50 74 00 00 00 01 A1 42 4F 43 48 53 20 // FACPt.....BOCHS
- 0010: 42 58 50 43 46 41 43 50 01 00 00 00 42 58 50 43 // BXPCFACP....BXPC
- 0020: 01 00 00 00 00 00 00 00 00 00 00 00 01 00 09 00 // ................
- 0030: B2 00 00 00 F1 F0 00 00 00 06 00 00 00 00 00 00 // ................
- 0040: 04 06 00 00 00 00 00 00 00 00 00 00 08 06 00 00 // ................
- 0050: E0 AF 00 00 00 00 00 00 04 02 00 04 04 00 00 00 // ................
- 0060: FF 0F FF 0F 00 00 00 00 00 00 00 00 32 00 00 00 // ............2...
- 0070: A5 80 00 00 // ....