aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--target-mips/TODO17
1 files changed, 17 insertions, 0 deletions
diff --git a/target-mips/TODO b/target-mips/TODO
new file mode 100644
index 0000000000..5dd1de39e0
--- /dev/null
+++ b/target-mips/TODO
@@ -0,0 +1,17 @@
+Unsolved issues/bugs in the mips/mipsel backend
+-----------------------------------------------
+
+- MIPS64:
+ - No 64bit TLB support
+ - no 64bit wide registers for FPU
+ - 64bit mul/div handling broken
+ - DM[FT]C not implemented
+
+- TLB fails cornercase at address wrap around
+- [ls][dw][lr] report broken (aligned) BadVAddr
+- Missing per-CPU instruction decoding, currently all implemented
+ instructions are regarded as valid
+- pcnet32 does not work for little endian emulation on big endian host
+ (probably not mips specific, but observable for mips-malta)
+
+- We fake firmware support instead of doing the real thing