aboutsummaryrefslogtreecommitdiff
path: root/target/xtensa/cpu.h
diff options
context:
space:
mode:
authorMax Filippov <jcmvbkbc@gmail.com>2017-11-03 19:44:46 -0700
committerMax Filippov <jcmvbkbc@gmail.com>2018-01-09 09:55:38 -0800
commit33071f6888913ef2c6600e827bf63bbb86e249a8 (patch)
tree9ad73974941e506cc138f6489d3de6b36529504c /target/xtensa/cpu.h
parent502d0f361b690df7d5b19ed8869d7f465fd51ed1 (diff)
target/xtensa: use libisa for instruction decoding
Replace manual opcode analysis with libisa-based code. This makes it possible to support variable-encoding instructions of the core ISA, like const16, and will allow to support advanced Xtensa features, like FLIX and TIE. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Diffstat (limited to 'target/xtensa/cpu.h')
-rw-r--r--target/xtensa/cpu.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/target/xtensa/cpu.h b/target/xtensa/cpu.h
index 9a34cc825e..e93bbb3c6d 100644
--- a/target/xtensa/cpu.h
+++ b/target/xtensa/cpu.h
@@ -392,6 +392,9 @@ struct XtensaConfig {
uint32_t configid[2];
void *isa_internal;
+ xtensa_isa isa;
+ XtensaOpcodeOps **opcode_ops;
+ const XtensaOpcodeTranslators **opcode_translators;
uint32_t clock_freq_khz;