aboutsummaryrefslogtreecommitdiff
path: root/target/riscv
diff options
context:
space:
mode:
authorNathaniel Graff <nathaniel.graff@sifive.com>2018-07-24 09:52:46 -0700
committerPalmer Dabbelt <palmer@sifive.com>2019-06-23 23:44:41 -0700
commitb9d1848ebe8f083482307be725cca7883fca7566 (patch)
treeec3ac603c0e2dbd7445d1ce1fd2a7d095d12f9f5 /target/riscv
parentb55d7d34f6adf7bd246ae2eabf2d66eb5e024a68 (diff)
sifive_prci: Read and write PRCI registers
Writes to the SiFive PRCI registers are preserved while leaving the ready bits set for the HFX/HFR oscillators and the lock bit set for the PLL. Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com> Reviewed-by: Michael Clark <mjc@sifive.com> Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
Diffstat (limited to 'target/riscv')
0 files changed, 0 insertions, 0 deletions