aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/insn16.decode
diff options
context:
space:
mode:
authorAnup Patel <apatel@ventanamicro.com>2022-06-30 11:41:50 +0530
committerAlistair Francis <alistair.francis@wdc.com>2022-09-07 09:18:32 +0200
commit9a1f054d5bd9acaa82b66e09309482cba9eced63 (patch)
tree22c056a7fb1602b2a2cbf498e210ba5fcedba68d /target/riscv/insn16.decode
parent8e2aa21b0a0d434be2f53a9435fec4f63ec192c4 (diff)
target/riscv: Force disable extensions if priv spec version does not match
We should disable extensions in riscv_cpu_realize() if minimum required priv spec version is not satisfied. This also ensures that machines with priv spec v1.11 (or lower) cannot enable H, V, and various multi-letter extensions. Fixes: a775398be2e9 ("target/riscv: Add isa extenstion strings to the device tree") Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Anup Patel <apatel@ventanamicro.com> Signed-off-by: Rahul Pathak <rpathak@ventanamicro.com> Message-Id: <20220630061150.905174-3-apatel@ventanamicro.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'target/riscv/insn16.decode')
0 files changed, 0 insertions, 0 deletions