diff options
| author | Richard Henderson <richard.henderson@linaro.org> | 2022-09-13 15:28:17 +0100 |
|---|---|---|
| committer | Laurent Vivier <laurent@vivier.eu> | 2022-09-21 15:01:37 +0200 |
| commit | 24ec52f91dfb6d26d7035093adca60d18f02074e (patch) | |
| tree | fc67071346a4d0d5848b63fa1038a32133e3afb5 /target/ppc/mmu-radix64.c | |
| parent | 5934dae7a747f0aed24e8d20936ca5e117d95ad9 (diff) | |
target/m68k: Fix MACSR to CCR
First, we were writing to the entire SR register, instead
of only the flags portion. Second, we were not clearing C
as per the documentation (X was cleared via the 0xf mask).
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Laurent Vivier <laurent@vivier.eu>
Message-Id: <20220913142818.7802-2-richard.henderson@linaro.org>
Signed-off-by: Laurent Vivier <laurent@vivier.eu>
Diffstat (limited to 'target/ppc/mmu-radix64.c')
0 files changed, 0 insertions, 0 deletions