aboutsummaryrefslogtreecommitdiff
path: root/target/mips/translate.c
diff options
context:
space:
mode:
authorAleksandar Markovic <aleksandar.qemu.devel@gmail.com>2020-06-13 17:21:33 +0200
committerAleksandar Markovic <aleksandar.qemu.devel@gmail.com>2020-06-15 20:51:04 +0200
commit0513503480fb00ecfe0eb5d7744eb03744df2b36 (patch)
tree02031567558cc003145d7735797eddc85ad58e98 /target/mips/translate.c
parent83b2e79a80a05b905bbfbe88dd7a29e00e65a5a9 (diff)
target/mips: msa: Split helpers for MULV.<B|H|W|D>
Achieves clearer code and slightly better performance. Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com> Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com> Message-Id: <20200613152133.8964-15-aleksandar.qemu.devel@gmail.com>
Diffstat (limited to 'target/mips/translate.c')
-rw-r--r--target/mips/translate.c15
1 files changed, 14 insertions, 1 deletions
diff --git a/target/mips/translate.c b/target/mips/translate.c
index 9ca17ed02c..9fad58ea2c 100644
--- a/target/mips/translate.c
+++ b/target/mips/translate.c
@@ -29315,7 +29315,20 @@ static void gen_msa_3r(CPUMIPSState *env, DisasContext *ctx)
}
break;
case OPC_MULV_df:
- gen_helper_msa_mulv_df(cpu_env, tdf, twd, tws, twt);
+ switch (df) {
+ case DF_BYTE:
+ gen_helper_msa_mulv_b(cpu_env, twd, tws, twt);
+ break;
+ case DF_HALF:
+ gen_helper_msa_mulv_h(cpu_env, twd, tws, twt);
+ break;
+ case DF_WORD:
+ gen_helper_msa_mulv_w(cpu_env, twd, tws, twt);
+ break;
+ case DF_DOUBLE:
+ gen_helper_msa_mulv_d(cpu_env, twd, tws, twt);
+ break;
+ }
break;
case OPC_SLD_df:
gen_helper_msa_sld_df(cpu_env, tdf, twd, tws, twt);