diff options
author | Laurent Vivier <laurent@vivier.eu> | 2018-01-18 20:38:42 +0100 |
---|---|---|
committer | Laurent Vivier <laurent@vivier.eu> | 2018-01-25 16:02:24 +0100 |
commit | c05c73b0838fc1b3fea87bc0ffa7b80b0556a2cb (patch) | |
tree | 30cc7db72bc8ba443203e1ff5b46d4ca8ef86179 /target/m68k/translate.c | |
parent | 88b2fef6c3c3b45ac0dc2196ace7248a09c8e41d (diff) |
target/m68k: add Transparent Translation
Add ittr0, ittr1, dttr0, dttr1 and manage Transparent Translations
Signed-off-by: Laurent Vivier <laurent@vivier.eu>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20180118193846.24953-4-laurent@vivier.eu>
Diffstat (limited to 'target/m68k/translate.c')
-rw-r--r-- | target/m68k/translate.c | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/target/m68k/translate.c b/target/m68k/translate.c index fd6db3e1fc..b33b3c6828 100644 --- a/target/m68k/translate.c +++ b/target/m68k/translate.c @@ -5982,6 +5982,9 @@ void m68k_cpu_dump_state(CPUState *cs, FILE *f, fprintf_function cpu_fprintf, cpu_fprintf(f, "VBR = 0x%08x\n", env->vbr); cpu_fprintf(f, "SSW %08x TCR %08x URP %08x SRP %08x\n", env->mmu.ssw, env->mmu.tcr, env->mmu.urp, env->mmu.srp); + cpu_fprintf(f, "DTTR0/1: %08x/%08x ITTR0/1: %08x/%08x\n", + env->mmu.ttr[M68K_DTTR0], env->mmu.ttr[M68K_DTTR1], + env->mmu.ttr[M68K_ITTR0], env->mmu.ttr[M68K_ITTR1]); #endif } |