diff options
author | Chen Gang <gang.chen.5i5j@gmail.com> | 2015-09-22 06:26:54 +0800 |
---|---|---|
committer | Richard Henderson <rth@twiddle.net> | 2015-10-07 20:03:14 +1100 |
commit | 38c949ffe7497b1d833bca5f70b22c87df9bd567 (patch) | |
tree | 55f32f691e9918eaa256903fa40a48af3354e122 /target-tilegx/translate.c | |
parent | c6876d7e1c3ff04a9b9f751f6260bf427ab8cf1a (diff) |
target-tilegx: Implement v1multu instruction
Signed-off-by: Chen Gang <gang.chen.5i5j@gmail.com>
Reviewed-by: Richard Henderson <rth@twiddle.net>
Message-Id: <1442874414-3578-1-git-send-email-gang.chen.5i5j@gmail.com>
Signed-off-by: Richard Henderson <rth@twiddle.net>
Diffstat (limited to 'target-tilegx/translate.c')
-rw-r--r-- | target-tilegx/translate.c | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/target-tilegx/translate.c b/target-tilegx/translate.c index 14ebd07515..6bfb1af2c8 100644 --- a/target-tilegx/translate.c +++ b/target-tilegx/translate.c @@ -1155,7 +1155,11 @@ static TileExcp gen_rrr_opcode(DisasContext *dc, unsigned opext, case OE_RRR(V1MINU, 0, X1): case OE_RRR(V1MNZ, 0, X0): case OE_RRR(V1MNZ, 0, X1): + return TILEGX_EXCP_OPCODE_UNIMPLEMENTED; case OE_RRR(V1MULTU, 0, X0): + gen_helper_v1multu(tdest, tsrca, tsrcb); + mnemonic = "v1multu"; + break; case OE_RRR(V1MULUS, 0, X0): case OE_RRR(V1MULU, 0, X0): case OE_RRR(V1MZ, 0, X0): |