aboutsummaryrefslogtreecommitdiff
path: root/target-sparc/cpu.h
diff options
context:
space:
mode:
authorblueswir1 <blueswir1@c046a42c-6fe2-441c-8c8c-71466251a162>2008-03-13 20:45:31 +0000
committerblueswir1 <blueswir1@c046a42c-6fe2-441c-8c8c-71466251a162>2008-03-13 20:45:31 +0000
commitdc99a3f2e856e6d2c2142538b756eb72de0af51a (patch)
tree1196a9a1ad861a2ea4e7bd9b4b1d5014764c6e1e /target-sparc/cpu.h
parent02cb1585fdf732f2b776c079f736028520aab4f4 (diff)
Convert condition code changing versions of add, sub, logic, and div to TCG
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4052 c046a42c-6fe2-441c-8c8c-71466251a162
Diffstat (limited to 'target-sparc/cpu.h')
-rw-r--r--target-sparc/cpu.h5
1 files changed, 5 insertions, 0 deletions
diff --git a/target-sparc/cpu.h b/target-sparc/cpu.h
index 08366e8fc0..ae47a1ba1c 100644
--- a/target-sparc/cpu.h
+++ b/target-sparc/cpu.h
@@ -184,6 +184,11 @@ typedef struct CPUSPARCState {
target_ulong pc; /* program counter */
target_ulong npc; /* next program counter */
target_ulong y; /* multiply/divide register */
+
+ /* emulator internal flags handling */
+ target_ulong cc_src;
+ target_ulong cc_dst;
+
uint32_t psr; /* processor state register */
target_ulong fsr; /* FPU state register */
uint32_t cwp; /* index of current register window (extracted