diff options
| author | aurel32 <aurel32@c046a42c-6fe2-441c-8c8c-71466251a162> | 2008-08-22 08:58:00 +0000 |
|---|---|---|
| committer | aurel32 <aurel32@c046a42c-6fe2-441c-8c8c-71466251a162> | 2008-08-22 08:58:00 +0000 |
| commit | 7da76bcef228adc68194eeeff07b00fc434a438c (patch) | |
| tree | 21b472ea444f134dfd9e3ae3808837baf53fb717 /target-sh4 | |
| parent | 06afe2c8840ec39c3b23db0eb830a5f49244b947 (diff) | |
[sh4] code translation bug fix
When a TLB miss occurs while pre-decrement store instruction such as
"mov.l Rm, @-Rn" is executed, re-execution of such instruction cause
status confusion. Because pre Rn decrement is executed before TLB miss,
re-execution decrements Rn again.
In other words, in a translated instruction array, register status
should not modified before memory access instruction.
(Shin-ichiro KAWASAKI)
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5069 c046a42c-6fe2-441c-8c8c-71466251a162
Diffstat (limited to 'target-sh4')
| -rw-r--r-- | target-sh4/translate.c | 22 |
1 files changed, 18 insertions, 4 deletions
diff --git a/target-sh4/translate.c b/target-sh4/translate.c index baeff6edcd..2403515c0b 100644 --- a/target-sh4/translate.c +++ b/target-sh4/translate.c @@ -390,21 +390,27 @@ void _decode_opc(DisasContext * ctx) return; case 0x2004: /* mov.b Rm,@-Rn */ gen_op_movl_rN_T0(REG(B7_4)); - gen_op_dec1_rN(REG(B11_8)); + gen_op_dec1_rN(REG(B11_8)); /* modify register status */ gen_op_movl_rN_T1(REG(B11_8)); - gen_op_stb_T0_T1(ctx); + gen_op_inc1_rN(REG(B11_8)); /* recover register status */ + gen_op_stb_T0_T1(ctx); /* might cause re-execution */ + gen_op_dec1_rN(REG(B11_8)); /* modify register status */ return; case 0x2005: /* mov.w Rm,@-Rn */ gen_op_movl_rN_T0(REG(B7_4)); gen_op_dec2_rN(REG(B11_8)); gen_op_movl_rN_T1(REG(B11_8)); + gen_op_inc2_rN(REG(B11_8)); gen_op_stw_T0_T1(ctx); + gen_op_dec2_rN(REG(B11_8)); return; case 0x2006: /* mov.l Rm,@-Rn */ gen_op_movl_rN_T0(REG(B7_4)); gen_op_dec4_rN(REG(B11_8)); gen_op_movl_rN_T1(REG(B11_8)); + gen_op_inc4_rN(REG(B11_8)); gen_op_stl_T0_T1(ctx); + gen_op_dec4_rN(REG(B11_8)); return; case 0x6004: /* mov.b @Rm+,Rn */ gen_op_movl_rN_T0(REG(B7_4)); @@ -570,20 +576,20 @@ void _decode_opc(DisasContext * ctx) gen_op_movl_rN_T0(REG(B11_8)); gen_op_ldl_T0_T0(ctx); gen_op_movl_T0_T1(); - gen_op_inc4_rN(REG(B11_8)); gen_op_movl_rN_T0(REG(B7_4)); gen_op_ldl_T0_T0(ctx); gen_op_macl_T0_T1(); + gen_op_inc4_rN(REG(B11_8)); gen_op_inc4_rN(REG(B7_4)); return; case 0x400f: /* mac.w @Rm+,@Rn+ */ gen_op_movl_rN_T0(REG(B11_8)); gen_op_ldl_T0_T0(ctx); gen_op_movl_T0_T1(); - gen_op_inc2_rN(REG(B11_8)); gen_op_movl_rN_T0(REG(B7_4)); gen_op_ldl_T0_T0(ctx); gen_op_macw_T0_T1(); + gen_op_inc2_rN(REG(B11_8)); gen_op_inc2_rN(REG(B7_4)); return; case 0x0007: /* mul.l Rm,Rn */ @@ -706,12 +712,16 @@ void _decode_opc(DisasContext * ctx) gen_op_dec8_rN(REG(B11_8)); gen_op_fmov_drN_DT0(XREG(B7_4)); gen_op_movl_rN_T1(REG(B11_8)); + gen_op_inc8_rN(REG(B11_8)); gen_op_stfq_DT0_T1(ctx); + gen_op_dec8_rN(REG(B11_8)); } else { gen_op_dec4_rN(REG(B11_8)); gen_op_fmov_frN_FT0(FREG(B7_4)); gen_op_movl_rN_T1(REG(B11_8)); + gen_op_inc4_rN(REG(B11_8)); gen_op_stfl_FT0_T1(ctx); + gen_op_dec4_rN(REG(B11_8)); } return; case 0xf006: /* fmov @(R0,Rm),{F,D,X}Rm - FPSCR: Nothing */ @@ -947,7 +957,9 @@ void _decode_opc(DisasContext * ctx) gen_op_dec4_rN(REG(B11_8)); gen_op_movl_rN_T1(REG(B11_8)); gen_op_movl_rN_T0(ALTREG(B6_4)); + gen_op_inc4_rN(REG(B11_8)); gen_op_stl_T0_T1(ctx); + gen_op_dec4_rN(REG(B11_8)); return; } @@ -1008,7 +1020,9 @@ void _decode_opc(DisasContext * ctx) gen_op_##stop##_##reg##_T0 (); \ gen_op_dec4_rN (REG(B11_8)); \ gen_op_movl_rN_T1 (REG(B11_8)); \ + gen_op_inc4_rN (REG(B11_8)); \ gen_op_stl_T0_T1 (ctx); \ + gen_op_dec4_rN (REG(B11_8)); \ return; LDST(sr, 0x400e, 0x4007, ldc, 0x0002, 0x4003, stc, ctx->bstate = BS_STOP;) |