aboutsummaryrefslogtreecommitdiff
path: root/target-ppc
diff options
context:
space:
mode:
authorbellard <bellard@c046a42c-6fe2-441c-8c8c-71466251a162>2006-06-25 18:15:32 +0000
committerbellard <bellard@c046a42c-6fe2-441c-8c8c-71466251a162>2006-06-25 18:15:32 +0000
commit26a76461f259031f2c30cd5843a5ca91e056cf03 (patch)
treeb8b67fe1ebe3cebc89dda18045dd3810dc07228a /target-ppc
parent3b42c9794cb17f6af380dab2f08e1b1618f3b247 (diff)
C99 64 bit printf
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2018 c046a42c-6fe2-441c-8c8c-71466251a162
Diffstat (limited to 'target-ppc')
-rw-r--r--target-ppc/translate.c6
-rw-r--r--target-ppc/translate_init.c2
2 files changed, 4 insertions, 4 deletions
diff --git a/target-ppc/translate.c b/target-ppc/translate.c
index 9eb3e6197a..046f168bf9 100644
--- a/target-ppc/translate.c
+++ b/target-ppc/translate.c
@@ -2443,12 +2443,12 @@ void cpu_dump_state(CPUState *env, FILE *f,
{
#if defined(TARGET_PPC64) || 1
#define FILL ""
-#define REGX "%016llx"
+#define REGX "%016" PRIx64
#define RGPL 4
#define RFPL 4
#else
#define FILL " "
-#define REGX "%08llx"
+#define REGX "%08" PRIx64
#define RGPL 8
#define RFPL 4
#endif
@@ -2485,7 +2485,7 @@ void cpu_dump_state(CPUState *env, FILE *f,
for (i = 0; i < 32; i++) {
if ((i & (RFPL - 1)) == 0)
cpu_fprintf(f, "FPR%02d", i);
- cpu_fprintf(f, " %016llx", *((uint64_t *)&env->fpr[i]));
+ cpu_fprintf(f, " %016" PRIx64, *((uint64_t *)&env->fpr[i]));
if ((i & (RFPL - 1)) == (RFPL - 1))
cpu_fprintf(f, "\n");
}
diff --git a/target-ppc/translate_init.c b/target-ppc/translate_init.c
index 012c34f73d..ddf0c9126d 100644
--- a/target-ppc/translate_init.c
+++ b/target-ppc/translate_init.c
@@ -252,7 +252,7 @@ static inline void spr_register (CPUPPCState *env, int num,
exit(1);
}
#if defined(PPC_DEBUG_SPR)
- printf("*** register spr %d (%03x) %s val %08llx\n", num, num, name,
+ printf("*** register spr %d (%03x) %s val %08" PRIx64 "\n", num, num, name,
(unsigned long long)initial_value);
#endif
spr->name = name;