diff options
| author | ths <ths@c046a42c-6fe2-441c-8c8c-71466251a162> | 2008-05-03 11:06:59 +0000 |
|---|---|---|
| committer | ths <ths@c046a42c-6fe2-441c-8c8c-71466251a162> | 2008-05-03 11:06:59 +0000 |
| commit | 5b2808bfc06279db6a56942f3f6119c23ae07f42 (patch) | |
| tree | d4ff2b1fda588a7e66295131eb34a2f5a78ef4d5 /target-mips/op_template.c | |
| parent | 50cfa95cbd6d0ab896530f7af07a4d5e7539ddc0 (diff) | |
Fix MIPS MT GPR accesses, thanks Stefan Weil.
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4307 c046a42c-6fe2-441c-8c8c-71466251a162
Diffstat (limited to 'target-mips/op_template.c')
| -rw-r--r-- | target-mips/op_template.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/target-mips/op_template.c b/target-mips/op_template.c index c683330024..e7e3750fa8 100644 --- a/target-mips/op_template.c +++ b/target-mips/op_template.c @@ -52,13 +52,13 @@ void glue(op_load_gpr_T2_gpr, REG) (void) void glue(op_load_srsgpr_T0_gpr, REG) (void) { - T0 = env->gpr[REG][(env->CP0_SRSCtl >> CP0SRSCtl_PSS) & 0xf]; + T0 = env->gpr[(env->CP0_SRSCtl >> CP0SRSCtl_PSS) & 0xf][REG]; FORCE_RET(); } void glue(op_store_T0_srsgpr_gpr, REG) (void) { - env->gpr[REG][(env->CP0_SRSCtl >> CP0SRSCtl_PSS) & 0xf] = T0; + env->gpr[(env->CP0_SRSCtl >> CP0SRSCtl_PSS) & 0xf][REG] = T0; FORCE_RET(); } #endif |