aboutsummaryrefslogtreecommitdiff
path: root/target-mips/cpu.h
diff options
context:
space:
mode:
authorpbrook <pbrook@c046a42c-6fe2-441c-8c8c-71466251a162>2006-03-11 16:20:36 +0000
committerpbrook <pbrook@c046a42c-6fe2-441c-8c8c-71466251a162>2006-03-11 16:20:36 +0000
commit98c1b82b6cf96d650bf07a6a2bf0414907924ffe (patch)
treea8b73acbd58c9f9da2e110ba28805ca152e7a1e9 /target-mips/cpu.h
parent6d6f7c288dbd892fb85028cb7a7fe8812ac11135 (diff)
e bitfields in mips TLB structures (Thiemo Seufer).
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@1774 c046a42c-6fe2-441c-8c8c-71466251a162
Diffstat (limited to 'target-mips/cpu.h')
-rw-r--r--target-mips/cpu.h13
1 files changed, 8 insertions, 5 deletions
diff --git a/target-mips/cpu.h b/target-mips/cpu.h
index 5e4b91dcc3..809c586a01 100644
--- a/target-mips/cpu.h
+++ b/target-mips/cpu.h
@@ -21,11 +21,14 @@ struct tlb_t {
target_ulong VPN;
target_ulong end;
target_ulong end2;
- uint8_t ASID;
- uint8_t G;
- uint8_t C[2];
- uint8_t V[2];
- uint8_t D[2];
+ uint_fast8_t ASID;
+ uint_fast16_t G:1;
+ uint_fast16_t C0:3;
+ uint_fast16_t C1:3;
+ uint_fast16_t V0:1;
+ uint_fast16_t V1:1;
+ uint_fast16_t D0:1;
+ uint_fast16_t D1:1;
target_ulong PFN[2];
};
#endif