diff options
author | Peter Maydell <peter.maydell@linaro.org> | 2011-04-11 16:26:19 +0100 |
---|---|---|
committer | Aurelien Jarno <aurelien@aurel32.net> | 2011-04-12 23:33:33 +0200 |
commit | 52579ea1c201ce10a5fe6f5734373543e462e345 (patch) | |
tree | 8212dd87f18c25d36cc5cab3765dae955dd9949d /target-arm/translate.c | |
parent | 3e3326dfb003df0f2f9209c78c25b965aa6022f1 (diff) |
target-arm: Handle UNDEF cases for VEXT
VEXT must UNDEF if Q == 1 && (Vd<0> == 1 || Vr<0> == 1 || Vm<0> == 1)
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
Diffstat (limited to 'target-arm/translate.c')
-rw-r--r-- | target-arm/translate.c | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/target-arm/translate.c b/target-arm/translate.c index 15c2015d90..f47e5ea487 100644 --- a/target-arm/translate.c +++ b/target-arm/translate.c @@ -5514,6 +5514,10 @@ static int disas_neon_data_insn(CPUState * env, DisasContext *s, uint32_t insn) if (imm > 7 && !q) return 1; + if (q && ((rd | rn | rm) & 1)) { + return 1; + } + if (imm == 0) { neon_load_reg64(cpu_V0, rn); if (q) { |