aboutsummaryrefslogtreecommitdiff
path: root/target-alpha/translate.c
diff options
context:
space:
mode:
authorRichard Henderson <rth@twiddle.net>2014-03-19 12:13:21 -0700
committerRichard Henderson <rth@twiddle.net>2014-04-17 11:47:42 -0700
commitf477ed3c112f5b06263f530cd3932a34d2514502 (patch)
tree75060ff682c9d3209b73fdd7abc36dbeaa6773ea /target-alpha/translate.c
parentcd2754addc33e0951ae3e6eec8d51a06743ad38d (diff)
target-alpha: Convert MVIOP2 to source/sink
Signed-off-by: Richard Henderson <rth@twiddle.net>
Diffstat (limited to 'target-alpha/translate.c')
-rw-r--r--target-alpha/translate.c23
1 files changed, 4 insertions, 19 deletions
diff --git a/target-alpha/translate.c b/target-alpha/translate.c
index cff79ef626..ef04872dda 100644
--- a/target-alpha/translate.c
+++ b/target-alpha/translate.c
@@ -1258,21 +1258,6 @@ static void gen_msk_l(DisasContext *ctx, TCGv vc, TCGv va, int rb, bool islit,
}
}
-#define MVIOP2(name) \
-static inline void glue(gen_, name)(int rb, int rc) \
-{ \
- if (unlikely(rc == 31)) \
- return; \
- if (unlikely(rb == 31)) \
- tcg_gen_movi_i64(cpu_ir[rc], 0); \
- else \
- gen_helper_ ## name (cpu_ir[rc], cpu_ir[rb]); \
-}
-MVIOP2(pklb)
-MVIOP2(pkwb)
-MVIOP2(unpkbl)
-MVIOP2(unpkbw)
-
static void gen_rx(int ra, int set)
{
TCGv_i32 tmp;
@@ -2643,25 +2628,25 @@ static ExitStatus translate_one(DisasContext *ctx, uint32_t insn)
/* UNPKBW */
REQUIRE_TB_FLAG(TB_FLAGS_AMASK_MVI);
REQUIRE_REG_31(ra);
- gen_unpkbw(rb, rc);
+ gen_helper_unpkbw(vc, vb);
break;
case 0x35:
/* UNPKBL */
REQUIRE_TB_FLAG(TB_FLAGS_AMASK_MVI);
REQUIRE_REG_31(ra);
- gen_unpkbl(rb, rc);
+ gen_helper_unpkbl(vc, vb);
break;
case 0x36:
/* PKWB */
REQUIRE_TB_FLAG(TB_FLAGS_AMASK_MVI);
REQUIRE_REG_31(ra);
- gen_pkwb(rb, rc);
+ gen_helper_pkwb(vc, vb);
break;
case 0x37:
/* PKLB */
REQUIRE_TB_FLAG(TB_FLAGS_AMASK_MVI);
REQUIRE_REG_31(ra);
- gen_pklb(rb, rc);
+ gen_helper_pklb(vc, vb);
break;
case 0x38:
/* MINSB8 */