diff options
| author | Michael Clark <mjc@sifive.com> | 2018-03-03 01:31:14 +1300 |
|---|---|---|
| committer | Michael Clark <mjc@sifive.com> | 2018-03-07 08:30:28 +1300 |
| commit | e6b8552c655aad405e7dc28d84b4a6d5324f1b92 (patch) | |
| tree | 5532b74c8d05909e1579b6cbbf815e1784f42a7a /hw/scsi/esp.c | |
| parent | bb72692cbdbeeef88f4dd1828c1ad6f92cd57b7e (diff) | |
SiFive RISC-V PRCI Block
Simple model of the PRCI (Power, Reset, Clock, Interrupt) to emulate
register reads made by the SDK BSP.
Acked-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
Signed-off-by: Michael Clark <mjc@sifive.com>
Diffstat (limited to 'hw/scsi/esp.c')
0 files changed, 0 insertions, 0 deletions