diff options
| author | Philippe Mathieu-Daudé <f4bug@amsat.org> | 2020-10-12 11:58:02 +0200 |
|---|---|---|
| committer | Philippe Mathieu-Daudé <f4bug@amsat.org> | 2020-10-17 13:59:40 +0200 |
| commit | eea1f5bac6f7ea71ef357bb8166512ef759a7b32 (patch) | |
| tree | 43fc4d5ee67c4be0d1db8567140aa26363392c5f /hw/mips/meson.build | |
| parent | 6b290b41cb533b93548248846e0e320af0a419ed (diff) | |
hw/mips/malta: Set CPU frequency to 320 MHz
The CoreLV card with ID 0x420's CPU clocked at 320 MHz. Create
a 'cpuclk' output clock and connect it to the CPU input clock.
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-Id: <20201012095804.3335117-20-f4bug@amsat.org>
Diffstat (limited to 'hw/mips/meson.build')
0 files changed, 0 insertions, 0 deletions