diff options
| author | Paul Brook <paul@codesourcery.com> | 2010-03-17 02:14:28 +0000 |
|---|---|---|
| committer | Paul Brook <paul@codesourcery.com> | 2010-03-17 02:44:41 +0000 |
| commit | d4c430a80f000d722bb70287af4d4c184a8d7006 (patch) | |
| tree | 9b9d059b2158f25fc0629fddcef192e3d791b187 /hw/alpha_palcode.c | |
| parent | 409dbce54b57b85bd229174da86d77ca08508508 (diff) | |
Large page TLB flush
QEMU uses a fixed page size for the CPU TLB. If the guest uses large
pages then we effectively split these into multiple smaller pages, and
populate the corresponding TLB entries on demand.
When the guest invalidates the TLB by virtual address we must invalidate
all entries covered by the large page. However the address used to
invalidate the entry may not be present in the QEMU TLB, so we do not
know which regions to clear.
Implementing a full vaiable size TLB is hard and slow, so just keep a
simple address/mask pair to record which addresses may have been mapped by
large pages. If the guest invalidates this region then flush the
whole TLB.
Signed-off-by: Paul Brook <paul@codesourcery.com>
Diffstat (limited to 'hw/alpha_palcode.c')
| -rw-r--r-- | hw/alpha_palcode.c | 7 |
1 files changed, 5 insertions, 2 deletions
diff --git a/hw/alpha_palcode.c b/hw/alpha_palcode.c index c1220ad93e..6293d10936 100644 --- a/hw/alpha_palcode.c +++ b/hw/alpha_palcode.c @@ -1003,11 +1003,14 @@ int cpu_ppc_handle_mmu_fault (CPUState *env, uint32_t address, int rw, /* No fault */ page_size = 1ULL << zbits; address &= ~(page_size - 1); + /* FIXME: page_size should probably be passed to tlb_set_page, + and this loop removed. */ for (end = physical + page_size; physical < end; physical += 0x1000) { - ret = tlb_set_page(env, address, physical, prot, - mmu_idx, is_softmmu); + tlb_set_page(env, address, physical, prot, mmu_idx, + TARGET_PAGE_SIZE); address += 0x1000; } + ret = 0; break; #if 0 case 1: |