aboutsummaryrefslogtreecommitdiff
path: root/gdb-xml/i386-32bit-core.xml
diff options
context:
space:
mode:
authorMichael Clark <mjc@sifive.com>2018-03-23 01:07:01 -0700
committerMichael Clark <mjc@sifive.com>2018-03-28 11:12:02 -0700
commit33b4f859f1e1ea6722d10c3e9c0e3d85afb44ff4 (patch)
tree463c9021e0e1f31340ac34b700429a7f4daa059c /gdb-xml/i386-32bit-core.xml
parenteab158625703457b8aa6ce6c1b88a0e2c4899cc5 (diff)
RISC-V: Fix incorrect disassembly for addiw
This fixes a bug in the disassembler constraints used to lift instructions into pseudo-instructions, whereby addiw instructions are always lifted to sext.w instead of just lifting addiw with a zero immediate. An associated fix has been made to the metadata used to machine generate the disseasembler: https://github.com/michaeljclark/riscv-meta/ commit/4a6b2f3898430768acfe201405224d2ea31e1477 Cc: Sagar Karandikar <sagark@eecs.berkeley.edu> Cc: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> Cc: Palmer Dabbelt <palmer@sifive.com> Cc: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Michael Clark <mjc@sifive.com> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Diffstat (limited to 'gdb-xml/i386-32bit-core.xml')
0 files changed, 0 insertions, 0 deletions