aboutsummaryrefslogtreecommitdiff
path: root/CODING_STYLE.rst
diff options
context:
space:
mode:
authorPeter Maydell <peter.maydell@linaro.org>2019-09-05 09:33:01 +0100
committerPeter Maydell <peter.maydell@linaro.org>2019-09-05 09:33:01 +0100
commit500efcfcf0fe2e0dae1d25637a13435ce7b6e421 (patch)
tree3a79d3ae876bc02eea9bd1dbb4e4029fbd4b10d8 /CODING_STYLE.rst
parenta8b5ad8e1faef0d1bb3e550530328e8ec76fe87c (diff)
parent9e3bab08d3e3f5808cc35a59af1912bfb6fe96fd (diff)
Merge remote-tracking branch 'remotes/rth/tags/pull-or1k-20190904' into staging
Updates for arch v1.3. # gpg: Signature made Wed 04 Sep 2019 21:30:41 BST # gpg: using RSA key 7A481E78868B4DB6A85A05C064DF38E8AF7E215F # gpg: issuer "richard.henderson@linaro.org" # gpg: Good signature from "Richard Henderson <richard.henderson@linaro.org>" [full] # Primary key fingerprint: 7A48 1E78 868B 4DB6 A85A 05C0 64DF 38E8 AF7E 215F * remotes/rth/tags/pull-or1k-20190904: target/openrisc: Update cpu "any" to v1.3 target/openrisc: Implement l.adrp target/openrisc: Implement move to/from FPCSR target/openrisc: Implement unordered fp comparisons target/openrisc: Add support for ORFPX64A32 target/openrisc: Check CPUCFG_OF32S for float insns target/openrisc: Fix lf.ftoi.s target/openrisc: Add VR2 and AVR special processor registers target/openrisc: Move VR, UPR, DMMCFGR, IMMCFGR to cpu init target/openrisc: Make VR and PPC read-only target/openrisc: Cache R0 in DisasContext target/openrisc: Replace cpu register array with a function target/openrisc: Add DisasContext parameter to check_r0_write Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'CODING_STYLE.rst')
0 files changed, 0 insertions, 0 deletions