blob: 0c37dd74c0a02fbf44ca05bbc07a745578e6f50c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
|
/*
* nRF51 System-on-Chip general purpose input/output register definition
*
* QEMU interface:
* + sysbus MMIO regions 0: GPIO registers
* + Unnamed GPIO inputs 0-31: Set tri-state input level for GPIO pin.
* Level -1: Externally Disconnected/Floating; Pull-up/down will be regarded
* Level 0: Input externally driven LOW
* Level 1: Input externally driven HIGH
* + Unnamed GPIO outputs 0-31:
* Level -1: Disconnected/Floating
* Level 0: Driven LOW
* Level 1: Driven HIGH
*
* Accuracy of the peripheral model:
* + The nRF51 GPIO output driver supports two modes, standard and high-current
* mode. These different drive modes are not modeled and handled the same.
* + Pin SENSEing is not modeled/implemented.
*
* Copyright 2018 Steffen Görtz <contrib@steffen-goertz.de>
*
* This code is licensed under the GPL version 2 or later. See
* the COPYING file in the top-level directory.
*
*/
#ifndef NRF51_GPIO_H
#define NRF51_GPIO_H
#include "hw/sysbus.h"
#include "qom/object.h"
#define TYPE_NRF51_GPIO "nrf51_soc.gpio"
typedef struct NRF51GPIOState NRF51GPIOState;
#define NRF51_GPIO(obj) OBJECT_CHECK(NRF51GPIOState, (obj), TYPE_NRF51_GPIO)
#define NRF51_GPIO_PINS 32
#define NRF51_GPIO_SIZE 0x1000
#define NRF51_GPIO_REG_OUT 0x504
#define NRF51_GPIO_REG_OUTSET 0x508
#define NRF51_GPIO_REG_OUTCLR 0x50C
#define NRF51_GPIO_REG_IN 0x510
#define NRF51_GPIO_REG_DIR 0x514
#define NRF51_GPIO_REG_DIRSET 0x518
#define NRF51_GPIO_REG_DIRCLR 0x51C
#define NRF51_GPIO_REG_CNF_START 0x700
#define NRF51_GPIO_REG_CNF_END 0x77C
#define NRF51_GPIO_PULLDOWN 1
#define NRF51_GPIO_PULLUP 3
struct NRF51GPIOState {
SysBusDevice parent_obj;
MemoryRegion mmio;
qemu_irq irq;
uint32_t out;
uint32_t in;
uint32_t in_mask;
uint32_t dir;
uint32_t cnf[NRF51_GPIO_PINS];
uint32_t old_out;
uint32_t old_out_connected;
qemu_irq output[NRF51_GPIO_PINS];
};
#endif
|
