aboutsummaryrefslogtreecommitdiff
path: root/tcg/riscv
AgeCommit message (Expand)Author
2023-06-05tcg: Split out tcg-target-reg-bits.hRichard Henderson
2023-06-05tcg: Add tlb_fast_offset to TCGContextRichard Henderson
2023-06-05tcg: Widen CPUTLBEntry comparators to 64-bitsRichard Henderson
2023-06-05tcg/riscv: Remove TARGET_LONG_BITS, TCG_TYPE_TLRichard Henderson
2023-05-30tcg: Remove TCG_TARGET_TLB_DISPLACEMENT_BITSRichard Henderson
2023-05-25tcg/riscv: Support CTZ, CLZ from ZbbRichard Henderson
2023-05-25tcg/riscv: Implement movcondRichard Henderson
2023-05-25tcg/riscv: Improve setcond expansionRichard Henderson
2023-05-25tcg/riscv: Support CPOP from ZbbRichard Henderson
2023-05-25tcg/riscv: Support REV8 from ZbbRichard Henderson
2023-05-25tcg/riscv: Support rotates from ZbbRichard Henderson
2023-05-25tcg/riscv: Use ADD.UW for guest address generationRichard Henderson
2023-05-25tcg/riscv: Support ADD.UW, SEXT.B, SEXT.H, ZEXT.H from Zba+ZbbRichard Henderson
2023-05-25tcg/riscv: Support ANDN, ORN, XNOR from ZbbRichard Henderson
2023-05-25tcg/riscv: Probe for Zba, Zbb, Zicond extensionsRichard Henderson
2023-05-16tcg: Add page_bits and page_mask to TCGContextRichard Henderson
2023-05-16tcg: Split INDEX_op_qemu_{ld,st}* for guest address sizeRichard Henderson
2023-05-16tcg/riscv: Use atom_and_align_for_opcRichard Henderson
2023-05-16tcg: Add INDEX_op_qemu_{ld,st}_i128Richard Henderson
2023-05-16tcg: Introduce tcg_target_has_memory_bswapRichard Henderson
2023-05-16tcg/riscv: Support softmmu unaligned accessesRichard Henderson
2023-05-16tcg/riscv: Use full load/store helpers in user-only modeRichard Henderson
2023-05-16tcg: Unify helper_{be,le}_{ld,st}*Richard Henderson
2023-05-11tcg/riscv: Simplify constraints on qemu_ld/stRichard Henderson
2023-05-11tcg/riscv: Convert tcg_out_qemu_{ld,st}_slow_pathRichard Henderson
2023-05-11tcg/riscv: Introduce prepare_host_addrRichard Henderson
2023-05-05tcg/riscv: Rationalize args to tcg_out_qemu_{ld,st}Richard Henderson
2023-05-05tcg/riscv: Require TCG_TARGET_REG_BITS == 64Richard Henderson
2023-04-23tcg/riscv: Conditionalize tcg_out_exts_i32_i64Richard Henderson
2023-04-23tcg: Introduce tcg_out_xchgRichard Henderson
2023-04-23tcg: Introduce tcg_out_movextRichard Henderson
2023-04-23tcg: Split out tcg_out_extrl_i64_i32Richard Henderson
2023-04-23tcg: Split out tcg_out_extu_i32_i64Richard Henderson
2023-04-23tcg: Split out tcg_out_exts_i32_i64Richard Henderson
2023-04-23tcg: Split out tcg_out_ext32uRichard Henderson
2023-04-23tcg: Split out tcg_out_ext32sRichard Henderson
2023-04-23tcg: Split out tcg_out_ext16uRichard Henderson
2023-04-23tcg: Split out tcg_out_ext16sRichard Henderson
2023-04-23tcg: Split out tcg_out_ext8uRichard Henderson
2023-04-23tcg: Split out tcg_out_ext8sRichard Henderson
2023-02-04tcg: Add TCG_TARGET_CALL_{RET,ARG}_I128Richard Henderson
2023-02-04tcg: Introduce tcg_target_call_oarg_regRichard Henderson
2023-02-04tcg: Introduce tcg_out_addi_ptrRichard Henderson
2023-01-20tcg/riscv: Use tcg_pcrel_diff in tcg_out_ldstRichard Henderson
2023-01-17tcg/riscv: Implement direct branch for goto_tbRichard Henderson
2023-01-17tcg/riscv: Introduce OPC_NOPRichard Henderson
2023-01-17tcg: Remove TCG_TARGET_HAS_direct_jumpRichard Henderson
2023-01-17tcg: Always define tb_target_set_jmp_targetRichard Henderson
2023-01-17tcg: Move tb_target_set_jmp_target declaration to tcg.hRichard Henderson
2023-01-17tcg: Change tb_target_set_jmp_target argumentsRichard Henderson