aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2023-08-24Merge tag 'pull-target-arm-20230824' of https://git.linaro.org/people/pmaydel...Stefan Hajnoczi
2023-08-24Merge tag 'pull-loongarch-20230824' of https://gitlab.com/gaosong/qemu into s...Stefan Hajnoczi
2023-08-24target/loongarch: Split fcc register to fcc0-7 in gdbstubJiajie Chen
2023-08-24target/loongarch: cpu: Implement get_arch_id callbackBibo Mao
2023-08-24target/loongarch: Add avail_IOCSR to check iocsr instructionsSong Gao
2023-08-24target/loongarch: Add avail_LSX to check LSX instructionsSong Gao
2023-08-24target/loongarch: Add avail_LAM to check atomic instructionsSong Gao
2023-08-24target/loongarch: Add avail_LSPW to check LSPW instructionsSong Gao
2023-08-24target/loongarch: Add avail_FP/FP_SP/FP_DP to check fpu instructionsSong Gao
2023-08-24target/loongarch: Add LoongArch32 cpu la132Jiajie Chen
2023-08-24target/loongarch: Add avail_64 to check la64-only instructionsSong Gao
2023-08-24target/loongarch: Add a check parameter to the TRANS macroSong Gao
2023-08-24target/loongarch: Sign extend results in VA32 modeJiajie Chen
2023-08-24target/loongarch: Truncate high 32 bits of address in VA32 modeJiajie Chen
2023-08-24target/loongarch: Extract set_pc() helperJiajie Chen
2023-08-24target/loongarch: Extract make_address_pc() helperJiajie Chen
2023-08-24target/loongarch: Extract make_address_i() helperJiajie Chen
2023-08-24target/loongarch: Extract make_address_x() helperJiajie Chen
2023-08-24target/loongarch: Add LA64 & VA32 to DisasContextJiajie Chen
2023-08-24target/loongarch: Support LoongArch32 VPPNJiajie Chen
2023-08-24target/loongarch: Support LoongArch32 DMWJiajie Chen
2023-08-24target/loongarch: Support LoongArch32 TLB entryJiajie Chen
2023-08-24target/loongarch: Add GDB support for loongarch32 modeJiajie Chen
2023-08-24target/loongarch: Add new object class for loongarch32 cpusJiajie Chen
2023-08-24target/loongarch: Add function to check current archJiajie Chen
2023-08-24target/loongarch: Extract 64-bit specifics to loongarch64_cpu_class_initPhilippe Mathieu-Daudé
2023-08-24target/loongarch: Introduce abstract TYPE_LOONGARCH64_CPUPhilippe Mathieu-Daudé
2023-08-24target/loongarch: Fix loongarch_la464_initfn() misses setting LSPWSong Gao
2023-08-24target/loongarch: Remove duplicated disas_set_info assignmentPhilippe Mathieu-Daudé
2023-08-24target/loongarch: Log I/O write accesses to CSR registersPhilippe Mathieu-Daudé
2023-08-23target/s390x: Fix the "ignored match" case in VSTRSIlya Leoshkevich
2023-08-23target/s390x: Use a 16-bit immediate in VREPIlya Leoshkevich
2023-08-23target/s390x: Fix VSTL with a large lengthIlya Leoshkevich
2023-08-23target/s390x: Check reserved bits of VFMIN/VFMAX's M5Ilya Leoshkevich
2023-08-23s390x: Convert DPRINTF to trace eventsCédric Le Goater
2023-08-22target/arm: Fix 64-bit SSRARichard Henderson
2023-08-22target/arm: Fix SME ST1QRichard Henderson
2023-08-22target/arm/helper: Implement CNTHCTL_EL2.CNT[VP]MASKJean-Philippe Brucker
2023-08-22target/arm/helper: Check SCR_EL3.{NSE, NS} encoding for AT instructionsJean-Philippe Brucker
2023-08-22target/arm: Pass security space rather than flag for AT instructionsJean-Philippe Brucker
2023-08-22target/arm: Skip granule protection checks for AT instructionsJean-Philippe Brucker
2023-08-22target/arm/helper: Fix tlbmask and tlbbits for TLBI VAE2*Jean-Philippe Brucker
2023-08-22target/arm/ptw: Load stage-2 tables from realm physical spaceJean-Philippe Brucker
2023-08-22target/arm: Adjust PAR_EL1.SH for Device and Normal-NC memory typesPeter Maydell
2023-08-22target/arm/ptw: Report stage 2 fault level for stage 2 faults on stage 1 ptwPeter Maydell
2023-08-22target/arm/ptw: Check for block descriptors at invalid levelsPeter Maydell
2023-08-22target/arm/ptw: Set attributes correctly for MMU disabled data accessesPeter Maydell
2023-08-22target/arm/ptw: Drop S1Translate::out_securePeter Maydell
2023-08-22target/arm/ptw: Remove S1Translate::in_securePeter Maydell
2023-08-22target/arm/ptw: Remove last uses of ptw->in_securePeter Maydell