aboutsummaryrefslogtreecommitdiff
path: root/target/sh4
AgeCommit message (Expand)Author
2018-05-17fpu/softfloat: Specialize on snan_bit_is_oneRichard Henderson
2018-05-09target/sh4: convert to TranslatorOpsEmilio G. Cota
2018-03-19cpu: get rid of unused cpu_init() definesIgor Mammedov
2018-03-19cpu: add CPU_RESOLVING_TYPE macroIgor Mammedov
2018-03-12qom: introduce object_class_get_list_sortedPaolo Bonzini
2018-02-21target/*/cpu.h: remove softfloat.hAlex Bennée
2018-02-05qdev: use device_class_set_parent_realize/unrealize/reset()Philippe Mathieu-Daudé
2018-01-25accel/tcg: add size paremeter in tlb_fill()Laurent Vivier
2017-12-29tcg: Remove TCGV_UNUSED* and TCGV_IS_UNUSED*Richard Henderson
2017-12-18target/sh4: Convert to DisasContextBaseRichard Henderson
2017-12-18target/sh4: Do not singlestep after exceptionsRichard Henderson
2017-12-18target/sh4: Convert to DisasJumpTypeRichard Henderson
2017-12-18target/sh4: Use cmpxchg for movco when parallel_cpusRichard Henderson
2017-12-18target/sh4: fix TCG leak during gusa sequenceAlex Bennée
2017-12-18target/sh4: add missing tcg_temp_free() in _decode_opc()Philippe Mathieu-Daudé
2017-12-18Remove empty statementsLadi Prosek
2017-10-30Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...Peter Maydell
2017-10-27sh4: remove SuperHCPUClass::name fieldIgor Mammedov
2017-10-27sh4: simplify superh_cpu_class_by_name()Igor Mammedov
2017-10-27sh4: cleanup cpu type name compositionIgor Mammedov
2017-10-27Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into stagingPeter Maydell
2017-10-25disas: Remove unused flags argumentsRichard Henderson
2017-10-24tcg: Initialize cpu_env genericallyRichard Henderson
2017-10-24tcg: define tcg_init_ctx and make tcg_ctx a pointerEmilio G. Cota
2017-10-24target/sh4: check CF_PARALLEL instead of parallel_cpusEmilio G. Cota
2017-10-24tcg: convert tb->cflags reads to tb_cflags(tb)Emilio G. Cota
2017-10-24qom: Introduce CPUClass.tcg_initializeRichard Henderson
2017-10-16linux-user/sh4: Reduce TARGET_VIRT_ADDR_SPACE_BITS to 31Richard Henderson
2017-10-10tcg: remove addr argument from lookup_tb_ptrEmilio G. Cota
2017-10-09qom/cpu: move cpu_model null check to cpu_class_by_name()Philippe Mathieu-Daudé
2017-09-01sh4: replace cpu_sh4_init() with cpu_generic_init()Igor Mammedov
2017-07-19tcg: Pass generic CPUState to gen_intermediate_code()Lluís Vilanova
2017-07-18target/sh4: Use tcg_gen_lookup_and_goto_ptrRichard Henderson
2017-07-18target/sh4: Implement fsrraRichard Henderson
2017-07-18target/sh4: Add missing FPSCR.PR == 0 checksRichard Henderson
2017-07-18target/sh4: Implement fpchgRichard Henderson
2017-07-18target/sh4: Introduce CHECK_SH4ARichard Henderson
2017-07-18target/sh4: Introduce CHECK_FPSCR_PR_*Richard Henderson
2017-07-18target/sh4: Tidy misc illegal insn checksRichard Henderson
2017-07-18target/sh4: Unify code for CHECK_FPU_ENABLEDRichard Henderson
2017-07-18target/sh4: Unify code for CHECK_PRIVILEGEDRichard Henderson
2017-07-18target/sh4: Unify code for CHECK_NOT_DELAY_SLOTRichard Henderson
2017-07-18target/sh4: Simplify 64-bit fp reg-reg moveRichard Henderson
2017-07-18target/sh4: Load/store Dr as 64-bit quantitiesRichard Henderson
2017-07-18target/sh4: Merge DREG into fpr64 routinesRichard Henderson
2017-07-18target/sh4: Eliminate unused XREG macroRichard Henderson
2017-07-18target/sh4: Hoist fp register bank selectionRichard Henderson
2017-07-18target/sh4: Pass DisasContext to fpr64 routinesRichard Henderson
2017-07-18target/sh4: Unify cpu_fregs into FREGRichard Henderson
2017-07-18target/sh4: Hoist register bank selectionRichard Henderson
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-23 18:08:15 +0000