aboutsummaryrefslogtreecommitdiff
path: root/target/s390x/helper.h
AgeCommit message (Expand)Author
2022-05-04target/s390x: vxeh2: Update for changes to vector shiftsDavid Miller
2022-05-04target/s390x: vxeh2: vector string searchDavid Miller
2022-05-04target/s390x: vxeh2: vector convert short/32bDavid Miller
2022-02-28s390x/tcg: Implement Miscellaneous-Instruction-Extensions Facility 3 for the ...David Miller
2021-09-06s390x/tcg: check for addressing exceptions for RRBE, SSKE and ISKEDavid Hildenbrand
2021-07-07target/s390x: Fix CC set by CONVERT TO FIXED/LOGICALUlrich Weigand
2021-06-21s390x/tcg: Implement VECTOR FP (MAXIMUM|MINIMUM)David Hildenbrand
2021-06-21s390x/tcg: Implement VECTOR FP NEGATIVE MULTIPLY AND (ADD|SUBTRACT)David Hildenbrand
2021-06-21s390x/tcg: Implement 32/128 bit for VECTOR FP MULTIPLY AND (ADD|SUBTRACT)David Hildenbrand
2021-06-21s390x/tcg: Implement 32/128 bit for VECTOR FP TEST DATA CLASS IMMEDIATEDavid Hildenbrand
2021-06-21s390x/tcg: Implement 128 bit for VECTOR FP LOAD ROUNDEDDavid Hildenbrand
2021-06-21s390x/tcg: Implement 64 bit for VECTOR FP LOAD LENGTHENEDDavid Hildenbrand
2021-06-21s390x/tcg: Implement 32/128 bit for VECTOR FP COMPARE (AND SIGNAL) SCALARDavid Hildenbrand
2021-06-21s390x/tcg: Implement 32/128 bit for VECTOR FP COMPARE *David Hildenbrand
2021-06-21s390x/tcg: Implement 32/128 bit for VECTOR (LOAD FP INTEGER|FP SQUARE ROOT)David Hildenbrand
2021-06-21s390x/tcg: Implement 32/128 bit for VECTOR FP (ADD|DIVIDE|MULTIPLY|SUBTRACT)David Hildenbrand
2021-06-21s390x/tcg: Implement VECTOR BIT PERMUTEDavid Hildenbrand
2021-06-21s390x/tcg: Simplify vflr64() handlingDavid Hildenbrand
2021-06-21s390x/tcg: Simplify vfll32() handlingDavid Hildenbrand
2021-06-21s390x/tcg: Simplify vfma64() handlingDavid Hildenbrand
2021-06-21s390x/tcg: Simplify vftci64() handlingDavid Hildenbrand
2021-06-21s390x/tcg: Simplify vfc64() handlingDavid Hildenbrand
2021-06-21s390x/tcg: Simplify vop64_2() handlingDavid Hildenbrand
2021-06-21s390x/tcg: Simplify vop64_3() handlingDavid Hildenbrand
2021-03-15target/s390x: Store r1/r2 for page-translation exceptions during MVPGDavid Hildenbrand
2020-10-02s390x/tcg: Implement MONITOR CALLDavid Hildenbrand
2020-06-02target/s390x: Use tcg_gen_gvec_rotl{i,s,v}Richard Henderson
2019-12-18target/s390x: Implement LOAD/STORE TO REAL ADDRESS inlineRichard Henderson
2019-12-18target/s390x: Split out helper_per_store_realRichard Henderson
2019-09-23s390x/tcg: MVST: Fix storing back the addresses to registersDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR FP TEST DATA CLASS IMMEDIATEDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR FP SUBTRACTDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR FP SQUARE ROOTDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR FP MULTIPLY AND (ADD|SUBTRACT)David Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR FP MULTIPLYDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR LOAD ROUNDEDDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR LOAD LENGTHENEDDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR LOAD FP INTEGERDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR FP DIVIDEDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR FP CONVERT TO LOGICAL 64-BITDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR FP CONVERT TO FIXED 64-BITDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR FP CONVERT FROM LOGICAL 64-BITDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR FP CONVERT FROM FIXED 64-BITDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR FP COMPARE (EQUAL|HIGH|HIGH OR EQUAL)David Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR FP COMPARE (AND SIGNAL) SCALARDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR FP ADDDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR STRING RANGE COMPAREDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR ISOLATE STRINGDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR FIND ELEMENT NOT EQUALDavid Hildenbrand
2019-06-07s390x/tcg: Implement VECTOR FIND ELEMENT EQUALDavid Hildenbrand
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-13 13:49:44 +0000