aboutsummaryrefslogtreecommitdiff
path: root/target/riscv
AgeCommit message (Expand)Author
2021-03-11Merge remote-tracking branch 'remotes/vivier2/tags/trivial-branch-for-6.0-pul...Peter Maydell
2021-03-10semihosting: Move include/hw/semihosting/ -> include/semihosting/Philippe Mathieu-Daudé
2021-03-09Various spelling fixesMichael Tokarev
2021-03-04target-riscv: support QMP dump-guest-memoryYifei Jiang
2021-03-04target/riscv: Declare csr_ops[] with a known sizeBin Meng
2021-02-05cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClassClaudio Fontana
2021-02-05cpu: move do_unaligned_access to tcg_opsClaudio Fontana
2021-02-05cpu: move cc->transaction_failed to tcg_opsClaudio Fontana
2021-02-05cpu: move cc->do_interrupt to tcg_opsClaudio Fontana
2021-02-05cpu: Move tlb_fill to tcg_opsEduardo Habkost
2021-02-05cpu: Move cpu_exec_* to tcg_opsEduardo Habkost
2021-02-05cpu: Move synchronize_from_tb() to tcg_opsEduardo Habkost
2021-02-05target/riscv: remove CONFIG_TCG, as it is always TCGClaudio Fontana
2021-02-05cpu: Introduce TCGCpuOperations structEduardo Habkost
2021-01-18Merge remote-tracking branch 'remotes/stsquad/tags/pull-testing-and-misc-1801...Peter Maydell
2021-01-18riscv: Add semihosting supportKeith Packard
2021-01-16target/riscv: Generate the GDB XML file for CSR registers dynamicallyBin Meng
2021-01-16target/riscv: Add CSR name in the CSR function tableBin Meng
2021-01-16target/riscv: Make csr_ops[CSR_TABLE_SIZE] externalBin Meng
2021-01-16target/riscv/pmp: Raise exception if no PMP entry is configuredAtish Patra
2021-01-16gdb: riscv: Add target descriptionSylvain Pelissier
2021-01-07tcg: Make tb arg to synchronize_from_tb constRichard Henderson
2020-12-17target/riscv: cpu: Set XLEN independently from targetAlistair Francis
2020-12-17target/riscv: csr: Remove compile time XLEN checksAlistair Francis
2020-12-17target/riscv: cpu_helper: Remove compile time XLEN checksAlistair Francis
2020-12-17target/riscv: cpu: Remove compile time XLEN checksAlistair Francis
2020-12-17target/riscv: Specify the XLEN for CPUsAlistair Francis
2020-12-17target/riscv: Add a riscv_cpu_is_32bit() helper functionAlistair Francis
2020-12-17target/riscv: fpu_helper: Match function defs in HELPER macrosAlistair Francis
2020-12-17target/riscv: Add a TYPE_RISCV_CPU_BASE CPUAlistair Francis
2020-12-17target/riscv: Fix definition of MSTATUS_TW and MSTATUS_TSRAlex Richardson
2020-12-17target/riscv: Fix the bug of HLVX/HLV/HSVYifei Jiang
2020-11-13hmp: Pass monitor to mon_get_cpu_env()Kevin Wolf
2020-11-09target/riscv: Split the Hypervisor execute load helpersAlistair Francis
2020-11-09target/riscv: Remove the hyp load and store functionsAlistair Francis
2020-11-09target/riscv: Remove the HS_TWO_STAGE flagAlistair Francis
2020-11-09target/riscv: Set the virtualised MMU mode when doing hyp accessesAlistair Francis
2020-11-09target/riscv: Add a virtualised MMU ModeAlistair Francis
2020-11-03target/riscv/csr.c : add space before the open parenthesis '('Xinhao Zhang
2020-11-03target/riscv: Add V extension state descriptionYifei Jiang
2020-11-03target/riscv: Add H extension state descriptionYifei Jiang
2020-11-03target/riscv: Add PMP state descriptionYifei Jiang
2020-11-03target/riscv: Add basic vmstate description of CPUYifei Jiang
2020-11-03target/riscv: Merge m/vsstatus and m/vsstatush into one uint64_t unitYifei Jiang
2020-10-22target/riscv: raise exception to HS-mode at get_physical_addressYifei Jiang
2020-10-22target/riscv: Fix implementation of HLVX.WU instructionGeorg Kotheimer
2020-10-22target/riscv: Fix update of hstatus.GVA in riscv_cpu_do_interruptGeorg Kotheimer
2020-10-22target/riscv: Fix update of hstatus.SPVPGeorg Kotheimer
2020-10-22riscv: Convert interrupt logs to use qemu_log_mask()Alistair Francis
2020-10-05icount: rename functions to be consistent with the module nameClaudio Fontana
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-11 22:03:38 +0000