aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/pmp.c
AgeCommit message (Expand)Author
2024-01-10target/riscv: pmp: Ignore writes when RW=01 and MML=0Ivan Klokov
2024-01-10target/riscv/pmp: Use hwaddr instead of target_ulong for RV32Ivan Klokov
2023-11-07target/riscv: pmp: Ignore writes when RW=01Mayuresh Chitale
2023-11-07target/riscv: pmp: Clear pmp/smepmp bits on resetMayuresh Chitale
2023-11-07Add epmp to extensions list and rename it to smepmpHimanshu Chauhan
2023-09-11target/riscv/pmp.c: respect mseccfg.RLB for pmpaddrX changesLeon Schuermann
2023-06-13target/riscv: Smepmp: Return error when access permission not allowed in PMPHimanshu Chauhan
2023-06-13target/riscv: Deny access if access is partially inside the PMP entryWeiwei Li
2023-06-13target/riscv: Separate pmp_update_rule() in pmpcfg_csr_writeWeiwei Li
2023-06-13target/riscv: Flush TLB only when pmpcfg/pmpaddr really changesWeiwei Li
2023-06-13target/riscv: Flush TLB when pmpaddr is updatedWeiwei Li
2023-06-13target/riscv: Update the next rule addr in pmpaddr_csr_write()Weiwei Li
2023-06-13target/riscv: Flush TLB when MMWP or MML bits are changedWeiwei Li
2023-06-13target/riscv: Remove unused paramters in pmp_hart_has_privs_default()Weiwei Li
2023-06-13target/riscv: Make RLB/MML/MMWP bits writable only when Smepmp is enabledWeiwei Li
2023-06-13target/riscv: Change the return type of pmp_hart_has_privs() to boolWeiwei Li
2023-06-13target/riscv: Make the short cut really work in pmp_hart_has_privsWeiwei Li
2023-06-13target/riscv: Update pmp_get_tlb_size()Weiwei Li
2023-05-05target/riscv: Fix lines with over 80 charactersWeiwei Li
2023-05-05target/riscv: Fix format for commentsWeiwei Li
2023-05-05target/riscv: Fix format for indentationWeiwei Li
2023-03-01target/riscv: remove RISCV_FEATURE_MMUDaniel Henrique Barboza
2023-03-01target/riscv: remove RISCV_FEATURE_PMPDaniel Henrique Barboza
2023-03-01target/riscv: remove RISCV_FEATURE_EPMPDaniel Henrique Barboza
2023-02-23target/riscv: Smepmp: Skip applying default rules when address matchesHimanshu Chauhan
2023-01-06target/riscv: Fix PMP propagation for tlbLIU Zhiwei
2022-10-14target/riscv: pmp: Fixup TLB size calculationAlistair Francis
2022-07-03target/riscv/pmp: guard against PMP ranges with a negative sizeNicolas Pitre
2022-04-22target/riscv/pmp: fix NAPOT range computation overflowNicolas Pitre
2022-01-21target/riscv: Adjust pmpcfg access with mxlLIU Zhiwei
2021-07-15target/riscv: pmp: Fix some typosBin Meng
2021-06-08target/riscv/pmp: Add assert for ePMP operationsAlistair Francis
2021-05-11target/riscv/pmp: Remove outdated commentAlistair Francis
2021-05-11target/riscv: Implementation of enhanced PMP (ePMP)Hou Weiying
2021-05-11target/riscv: Add ePMP CSR access functionsHou Weiying
2021-05-11target/riscv: Fix the PMP is locked check when using TORAlistair Francis
2021-03-22target/riscv: flush TLB pages if PMP permission has been changedJim Shu
2021-03-22target/riscv: propagate PMP permission to TLB pageJim Shu
2021-01-16target/riscv/pmp: Raise exception if no PMP entry is configuredAtish Patra
2020-11-03target/riscv: Add PMP state descriptionYifei Jiang
2020-08-21target/riscv: Change the TLB page size depends on PMP entries.Zong Li
2020-08-21riscv: Fix bug in setting pmpcfg CSR for RISCV64Hou Weiying
2020-07-13target/riscv: Fix pmp NA4 implementationAlexandre Mergnat
2020-06-19target/riscv: Use a smaller guess size for no-MMU PMPAlistair Francis
2019-10-28target/riscv: PMP violation due to wrong size parameterDayeol Lee
2019-09-17target/riscv/pmp: Convert qemu_log_mask(LOG_TRACE) to trace eventsPhilippe Mathieu-Daudé
2019-09-17target/riscv/pmp: Restrict priviledged PMP to system-mode emulationPhilippe Mathieu-Daudé
2019-06-23RISC-V: Fix a PMP bug where it succeeds even if PMP entry is offHesham Almatary
2019-06-23RISC-V: Check for the effective memory privilege mode during PMP checksHesham Almatary
2019-06-23target/riscv: Fix PMP range boundary address bugDayeol Lee
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-30 10:31:14 +0000