aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/insn_trans
AgeCommit message (Expand)Author
2019-05-24target/riscv: Split gen_arith_imm into functional and tempRichard Henderson
2019-05-24target/riscv: Split RVC32 and RVC64 insns into separate filesRichard Henderson
2019-05-24target/riscv: Use pattern groups in insn16.decodeRichard Henderson
2019-05-24target/riscv: Merge argument decode for RVC shiftiRichard Henderson
2019-05-24target/riscv: Merge argument sets for insn32 and insn16Richard Henderson
2019-05-24RISC-V: fix single stepping over ret and other branching instructionsFabien Chouteau
2019-05-06decodetree: Add DisasContext argument to !function expandersRichard Henderson
2019-03-26target/riscv: Fix wrong expanding for c.fswspKito Cheng
2019-03-22target/riscv: Zero extend the inputs of divuw and remuwPalmer Dabbelt
2019-03-17target/riscv: Fix manually parsed 16 bit insnBastian Koppelmann
2019-03-13target/riscv: Rename trans_arith to gen_arithBastian Koppelmann
2019-03-13target/riscv: Remove manual decoding of RV32/64M insnBastian Koppelmann
2019-03-13target/riscv: Remove shift and slt insn manual decodingBastian Koppelmann
2019-03-13target/riscv: make ADD/SUB/OR/XOR/AND insn use arg listsBastian Koppelmann
2019-03-13target/riscv: Move gen_arith_imm() decoding into trans_* functionsBastian Koppelmann
2019-03-13target/riscv: Remove manual decoding from gen_store()Bastian Koppelmann
2019-03-13target/riscv: Remove manual decoding from gen_load()Bastian Koppelmann
2019-03-13target/riscv: Remove manual decoding from gen_branch()Bastian Koppelmann
2019-03-13target/riscv: Remove gen_jalr()Bastian Koppelmann
2019-03-13target/riscv: Convert quadrant 2 of RVXC insns to decodetreeBastian Koppelmann
2019-03-13target/riscv: Convert quadrant 1 of RVXC insns to decodetreeBastian Koppelmann
2019-03-13target/riscv: Convert quadrant 0 of RVXC insns to decodetreeBastian Koppelmann
2019-03-13target/riscv: Convert RV priv insns to decodetreeBastian Koppelmann
2019-03-13target/riscv: Convert RV64D insns to decodetreeBastian Koppelmann
2019-03-13target/riscv: Convert RV32D insns to decodetreeBastian Koppelmann
2019-03-13target/riscv: Convert RV64F insns to decodetreeBastian Koppelmann
2019-03-13target/riscv: Convert RV32F insns to decodetreeBastian Koppelmann
2019-03-13target/riscv: Convert RV64A insns to decodetreeBastian Koppelmann
2019-03-13target/riscv: Convert RV32A insns to decodetreeBastian Koppelmann
2019-03-13target/riscv: Convert RVXM insns to decodetreeBastian Koppelmann
2019-03-13target/riscv: Convert RVXI csr insns to decodetreeBastian Koppelmann
2019-03-13target/riscv: Convert RVXI fence insns to decodetreeBastian Koppelmann
2019-03-13target/riscv: Convert RVXI arithmetic insns to decodetreeBastian Koppelmann
2019-03-13target/riscv: Convert RV64I load/store insns to decodetreeBastian Koppelmann
2019-03-13target/riscv: Convert RV32I load/store insns to decodetreeBastian Koppelmann
2019-03-13target/riscv: Convert RVXI branch insns to decodetreeBastian Koppelmann
2019-03-13target/riscv: Activate decodetree and implemnt LUI & AUIPCBastian Koppelmann
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-23 14:09:31 +0000