slackcoder/qemu - QEMU is a generic and open source machine & userspace emulator and virtualizer

Age	Commit message (Expand)	Author
2023-10-04	accel/tcg: Replace CPUState.env_ptr with cpu_env()	Richard Henderson
2023-10-03	tcg: Rename cpu_env to tcg_env	Richard Henderson
2023-08-31	target/translate: Remove unnecessary 'exec/cpu_ldst.h' header	Philippe Mathieu-Daudé
2023-08-24	target/openrisc: Use tcg_gen_negsetcond_*	Richard Henderson
2023-07-25	other architectures: spelling fixes	Michael Tokarev
2023-06-05	accel/tcg: Introduce translator_io_start	Richard Henderson
2023-06-05	tcg: Pass TCGHelperInfo to tcg_gen_callN	Richard Henderson
2023-05-11	target/openrisc: Allow fpcsr access in user mode	Stafford Horne
2023-03-05	target/openrisc: Drop tcg_temp_free	Richard Henderson
2023-03-01	accel/tcg: Pass max_insn to gen_intermediate_code by pointer	Richard Henderson
2022-10-26	target/openrisc: Convert to tcg_ops restore_state_to_opc	Richard Henderson
2022-09-06	accel/tcg: Add pc and host_pc params to gen_intermediate_code	Richard Henderson
2022-04-20	exec/translator: Pass the locked filepointer to disas_log hook	Richard Henderson
2021-10-15	target/openrisc: Drop checks for singlestep_enabled	Richard Henderson
2021-09-14	accel/tcg: Add DisasContextBase argument to translator_ld*	Ilya Leoshkevich
2021-07-21	accel/tcg: Remove TranslatorOps.breakpoint_check	Richard Henderson
2021-07-13	target/openrisc: Use dc->zero in gen_add, gen_addc	Richard Henderson
2021-07-13	target/openrisc: Cache constant 0 in DisasContext	Richard Henderson
2021-07-13	target/openrisc: Use tcg_constant_tl for dc->R0	Richard Henderson
2021-07-13	target/openrisc: Use tcg_constant_*	Richard Henderson
2021-07-09	target/openrisc: Use translator_use_goto_tb	Richard Henderson
2021-07-09	tcg: Avoid including 'trace-tcg.h' in target translate.c	Philippe Mathieu-Daudé
2021-04-01	target/openrisc: fix icount handling for timer instructions	Pavel Dovgalyuk
2020-08-21	meson: target	Paolo Bonzini
2020-08-21	meson: rename included C source files to .c.inc	Paolo Bonzini
2020-01-15	tcg: Search includes from the project root source directory	Philippe Mathieu-Daudé
2019-10-28	target/openrisc: fetch code with translator_ld	Emilio G. Cota
2019-09-04	target/openrisc: Implement l.adrp	Richard Henderson
2019-09-04	target/openrisc: Implement unordered fp comparisons	Richard Henderson
2019-09-04	target/openrisc: Add support for ORFPX64A32	Richard Henderson
2019-09-04	target/openrisc: Check CPUCFG_OF32S for float insns	Richard Henderson
2019-09-04	target/openrisc: Cache R0 in DisasContext	Richard Henderson
2019-09-04	target/openrisc: Replace cpu register array with a function	Richard Henderson
2019-09-04	target/openrisc: Add DisasContext parameter to check_r0_write	Richard Henderson
2019-09-03	tcg: TCGMemOp is now accelerator independent MemOp	Tony Nguyen
2019-06-12	Include qemu-common.h exactly where needed	Markus Armbruster
2019-04-24	tcg: Hoist max_insns computation to tb_gen_code	Richard Henderson
2019-04-18	qom/cpu: Simplify how CPUClass:cpu_dump_state() prints	Markus Armbruster
2019-01-30	target/openrisc: Fix LGPL version number	Thomas Huth
2018-10-31	decodetree: Remove "insn" argument from trans_* expanders	Richard Henderson
2018-07-03	target/openrisc: Fix cpu_mmu_index	Richard Henderson
2018-07-03	target/openrisc: Form the spr index from tcg	Richard Henderson
2018-07-03	target/openrisc: Exit the TB after l.mtspr	Richard Henderson
2018-07-03	target/openrisc: Split out is_user	Richard Henderson
2018-07-03	target/openrisc: Link more translation blocks	Richard Henderson
2018-07-03	target/openrisc: Fix singlestep_enabled	Richard Henderson
2018-07-03	target/openrisc: Use exit_tb instead of CPU_INTERRUPT_EXITTB	Richard Henderson
2018-07-03	target/openrisc: Remove DISAS_JUMP & DISAS_TB_JUMP	Richard Henderson
2018-07-03	target/openrisc: Add print_insn_or1k	Richard Henderson
2018-06-01	tcg: Pass tb and index to tcg_gen_exit_tb separately	Richard Henderson