aboutsummaryrefslogtreecommitdiff
path: root/target/arm/cpu_tcg.c
AgeCommit message (Expand)Author
2022-09-14target/arm: Report FEAT_PMUv3p5 for TCG '-cpu max'Peter Maydell
2022-09-14target/arm: Add missing space in commentPeter Maydell
2022-09-14target/arm: Advertise FEAT_ETS for '-cpu max'Peter Maydell
2022-07-07target/arm: Implement AArch32 DBGDEVID, DBGDEVID1, DBGDEVID2Peter Maydell
2022-05-19target/arm: Make number of counters in PMCR follow the CPUPeter Maydell
2022-05-09target/arm: Enable FEAT_CSV3 for -cpu maxRichard Henderson
2022-05-09target/arm: Enable FEAT_CSV2 for -cpu maxRichard Henderson
2022-05-09target/arm: Enable FEAT_RAS for -cpu maxRichard Henderson
2022-05-09target/arm: Enable FEAT_Debugv8p4 for -cpu maxRichard Henderson
2022-05-09target/arm: Enable FEAT_Debugv8p2 for -cpu maxRichard Henderson
2022-05-09target/arm: Annotate arm_max_initfn with FEAT identifiersRichard Henderson
2022-05-09target/arm: Split out aa32_max_featuresRichard Henderson
2022-05-09target/arm: Set ID_DFR0.PerfMon for qemu-system-arm -cpu maxRichard Henderson
2022-05-09target/arm: Update qemu-system-arm -cpu max to cortex-a57Richard Henderson
2022-05-09target/arm: Move cortex impdef sysregs to cpu_tcg.cRichard Henderson
2022-05-05target/arm: Replace sentinels with ARRAY_SIZE in cpregs.hRichard Henderson
2022-05-05target/arm: Split out cpregs.hRichard Henderson
2021-11-02target/arm: Implement arm_cpu_record_sigbusRichard Henderson
2021-11-02target/arm: Implement arm_cpu_record_sigsegvRichard Henderson
2021-09-14target/arm: Restrict cpu_exec_interrupt() handler to sysemuPhilippe Mathieu-Daudé
2021-09-01target/arm: Enable MVE in Cortex-M55Peter Maydell
2021-07-21target/arm: Implement debug_check_breakpointRichard Henderson
2021-06-03target/arm: Enable BFloat16 extensionsRichard Henderson
2021-05-26hw/core: Constify TCGCPUOpsRichard Henderson
2021-05-25target/arm: Enable SVE2 and related extensionsRichard Henderson
2021-04-06Revert "target/arm: Make number of counters in PMCR follow the CPU"Peter Maydell
2021-03-30target/arm: Make number of counters in PMCR follow the CPUPeter Maydell
2021-03-08target/arm: Restrict v7A TCG cpus to TCG accelPhilippe Mathieu-Daudé
2021-03-05target/arm: Restrict v8M IDAU to TCGPhilippe Mathieu-Daudé
2021-02-05cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClassClaudio Fontana
2021-02-05cpu: move cc->do_interrupt to tcg_opsClaudio Fontana
2021-02-05cpu: Move cpu_exec_* to tcg_opsEduardo Habkost
2021-01-08target/arm: Implement Cortex-M55 modelPeter Maydell
2020-10-01target/arm: Add ID register values for Cortex-M0Peter Maydell
2020-10-01target/arm: Move id_pfr0, id_pfr1 into ARMISARegistersPeter Maydell
2020-05-14target/arm: Use correct GDB XML for M-profile coresPeter Maydell
2020-05-11target/arm: Restrict TCG cpus to TCG accelPhilippe Mathieu-Daudé
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-29 18:21:51 +0000