aboutsummaryrefslogtreecommitdiff
path: root/target-ppc
AgeCommit message (Expand)Author
2012-06-07build: move other target-*/ objects to nested Makefile.objsPaolo Bonzini
2012-06-07build: move libobj-y variable to nested Makefile.objsPaolo Bonzini
2012-06-07build: move obj-TARGET-y variables to nested Makefile.objsPaolo Bonzini
2012-06-04Kill off cpu_state_reset()Andreas Färber
2012-06-04target-ppc: Let cpu_ppc_init() return PowerPCCPUAndreas Färber
2012-05-01target-ppc: Some support for dumping TLB_EMB TLBsFrançois Revol
2012-05-01PPC: Fix up e500 cache size settingAlexander Graf
2012-04-15target-ppc/machine.c: Drop unnecessary ifdefsJuan Quintela
2012-04-15target-ppc: Init dcache and icache size for e500 user modeMeador Inge
2012-04-15target-ppc: Fix type casts for w64 (uintptr_t)Stefan Weil
2012-04-15target-ppc: QOM'ify CPU resetAndreas Färber
2012-04-15target-ppc: Start QOM'ifying CPU initAndreas Färber
2012-04-15target-ppc: QOM'ify CPUAndreas Färber
2012-04-15target-ppc: Add hooks for handling tcg and kvm limitationsDavid Gibson
2012-04-15target-ppc: Drop cpu_ppc_close()Andreas Färber
2012-04-15PPC: Fix TLB invalidation bug within the PPC interrupt handler.Mark Cave-Ayland
2012-04-14Use uintptr_t for various op related functionsBlue Swirl
2012-04-07Replace Qemu by QEMU in commentsStefan Weil
2012-03-15PPC: KVM: Synchronize regs on CPU dumpAlexander Graf
2012-03-15ppc: Correctly define POWERPC_INSNS2_DEFAULTMeador Inge
2012-03-15PPC: Fix large page support in TCGNathan Whitehorn
2012-03-15PPC: Add PIR register to POWER7 CPUNathan Whitehorn
2012-03-15PPC64: Add support for ldbrx and stdbrx instructionsThomas Huth
2012-03-15pseries: Don't try to munmap() a malloc()ed TCE tableDavid Gibson
2012-03-14Rename CPUState -> CPUArchStateAndreas Färber
2012-03-14target-ppc: Don't overuse CPUStateAndreas Färber
2012-03-14Rename cpu_reset() to cpu_state_reset()Andreas Färber
2012-03-14PPC: 405: Use proper CPU resetAlexander Graf
2012-02-28target-ppc: Clean includesStefan Weil
2012-02-11ppc: remove unused variablesBlue Swirl
2012-02-02PPC: E500: Populate L1CFG0 SPRAlexander Graf
2012-02-02PPC: e500mc: Enable processor controlAlexander Graf
2012-02-02PPC: E500: Implement msgsndAlexander Graf
2012-02-02PPC: E500: Implement msgclrAlexander Graf
2012-02-02PPC: Enable doorbell excp handlersAlexander Graf
2012-02-02PPC: Add CPU feature for processor controlAlexander Graf
2012-02-02PPC: E500: Add doorbell definesAlexander Graf
2012-02-02PPC: E500: Add some more excp vectorsAlexander Graf
2012-02-02PPC: booke206: move avail check to tlbweAlexander Graf
2012-02-02PPC: booke206: Check for TLB overrunAlexander Graf
2012-02-02PPC: booke206: Implement tlbilxAlexander Graf
2012-02-02PPC: booke206: Check for min/max TLB entry sizeAlexander Graf
2012-02-02PPC: booke: add tlbnps handlingAlexander Graf
2012-02-02PPC: booke206: allow NULL raddr in ppcmas_tlb_checkAlexander Graf
2012-02-02PPC: rename msync to msync_4xxAlexander Graf
2012-02-02PPC: e500: msync is 440 only, e500 has real syncAlexander Graf
2012-02-02PPC: e500mc: add missing IVORs to bitmapAlexander Graf
2012-02-02PPC: Add IVOR 38-42Alexander Graf
2012-02-02PPC: KVM: Update HIOR code to new interfaceAlexander Graf
2012-01-21PPC: Enable 440EP CPU targetAlexander Graf
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-13 10:40:04 +0000