| Age | Commit message (Expand) | Author |
|---|
| 2007-05-11 | Implemented cabs FP instructions, and improve exception handling for | ths |
| 2007-05-11 | Another bit of nicer debug output. | ths |
| 2007-05-11 | Implement FP madd/msub, wire up bc1any[24][ft]. | ths |
| 2007-05-11 | Improved debug output for the MIPS opcode decoder. | ths |
| 2007-05-11 | Fix missing status ro mask initialization, thanks Stefan Weil. | ths |
| 2007-05-10 | Fix for the scd instruction, by Aurelien Jarno. | ths |
| 2007-05-09 | Preliminary MIPS 64-bit MMU implementation, by Aurelien Jarno. | ths |
| 2007-05-09 | Fix MIPS64 address computation specialcase, by Aurelien Jarno. | ths |
| 2007-05-08 | Work around gcc's mips define, spotted by Stefan Weil. | ths |
| 2007-05-07 | MIPS 64-bit FPU support, plus some collateral bugfixes in the | ths |
| 2007-05-07 | Update TODO. | ths |
| 2007-05-07 | Clear BD slot on next exception if appropriate. | ths |
| 2007-05-05 | Fix a really stupid bug in the [ls]d[lr] emulation, by Herve Poussineau. | ths |
| 2007-04-29 | Kill broken host register definitions, thanks to Paul Brook and Herve | ths |
| 2007-04-29 | Revert last checkin. | ths |
| 2007-04-29 | Hopefully the final fix for LUI sign extensions. | ths |
| 2007-04-28 | Update TODO. | ths |
| 2007-04-25 | Next attempt to get the lui sign extension right. | ths |
| 2007-04-25 | Fix lui sign extension. | ths |
| 2007-04-19 | Update comment. We can't easily adhere to the architecture spec because | ths |
| 2007-04-17 | Choose number of TLBs at runtime, by Herve Poussineau. | ths |
| 2007-04-16 | Simplify branch likely handling. | ths |
| 2007-04-15 | Don't use T2 for INS, it conflicts with branch delay slot handling. | ths |
| 2007-04-15 | Fix qemu SIGFPE caused by division-by-zero due to underflow. | ths |
| 2007-04-15 | Small code generation optimization. | ths |
| 2007-04-15 | Delete unused define. | ths |
| 2007-04-14 | Restart interrupts after an exception. | ths |
| 2007-04-13 | Nicer Log formatting. | ths |
| 2007-04-13 | Another fix for CP0 Cause register handling. | ths |
| 2007-04-11 | Make SYNCI_Step and CCRes CPU-specific. | ths |
| 2007-04-11 | Throw RI for invalid MFMC0-class instructions. Introduce optional | ths |
| 2007-04-11 | Code formatting fix. | ths |
| 2007-04-11 | More Context/Xcontext fixes. Ifdef some 64bit-only ops, they may | ths |
| 2007-04-09 | Fix CP0_IntCtl handling. | ths |
| 2007-04-09 | Proper handling of reserved bits in the context register. | ths |
| 2007-04-09 | Mark watchpoint features as unimplemented. | ths |
| 2007-04-09 | Catch unaligned sc/scd. | ths |
| 2007-04-09 | Fix exception handling cornercase for rdhwr. | ths |
| 2007-04-09 | Remove bogus mtc0 handling. | ths |
| 2007-04-07 | Unify IRQ handling. | pbrook |
| 2007-04-07 | cpu_get_phys_page_debug should return target_phys_addr_t | j_mayer |
| 2007-04-07 | Implement prefx. | ths |
| 2007-04-07 | Set proper BadVAddress value for unaligned instruction fetch. | ths |
| 2007-04-07 | Actually skip over delay slot for a non-taken branch likely. | ths |
| 2007-04-07 | Fix ins/ext cornercase. | ths |
| 2007-04-06 | Fix handling of ADES exceptions. | ths |
| 2007-04-06 | Save state for all CP0 instructions, they may throw a CPU exception. | ths |
| 2007-04-05 | fix branch delay slot cornercases. | ths |
| 2007-04-05 | Fix rotr immediate ops, mask shift/rotate arguments to their allowed | ths |
| 2007-04-05 | Handle EBase properly. | ths |
