Age | Commit message (Expand) | Author |
2015-10-30 | target-mips: add SIGRIE instruction | Yongbok Kim |
2015-10-30 | target-mips: add PC, XNP reg numbers to RDHWR | Yongbok Kim |
2015-10-29 | target-mips: Add enum for BREAK32 | Yongbok Kim |
2015-10-28 | target-*: Advance pc after recognizing a breakpoint | Richard Henderson |
2015-10-07 | tcg: Remove gen_intermediate_code_pc | Richard Henderson |
2015-10-07 | tcg: Pass data argument to restore_state_to_opc | Richard Henderson |
2015-10-07 | tcg: Add TCG_MAX_INSNS | Richard Henderson |
2015-10-07 | target-mips: Add delayed branch state to insn_start | Richard Henderson |
2015-10-07 | target-*: Introduce and use cpu_breakpoint_test | Richard Henderson |
2015-10-07 | target-*: Increment num_insns immediately after tcg_gen_insn_start | Richard Henderson |
2015-10-07 | target-*: Unconditionally emit tcg_gen_insn_start | Richard Henderson |
2015-10-07 | tcg: Rename debug_insn_start to insn_start | Richard Henderson |
2015-09-18 | target-mips: improve exception handling | Pavel Dovgaluk |
2015-09-18 | target-mips: correct MTC0 instruction on MIPS64 | Leon Alrae |
2015-09-18 | target-mips: add missing restriction in DAUI instruction | Leon Alrae |
2015-09-18 | target-mips: get rid of MIPS_DEBUG_SIGN_EXTENSIONS | Aurelien Jarno |
2015-09-18 | target-mips: get rid of MIPS_DEBUG | Aurelien Jarno |
2015-09-18 | target-mips: remove wrong checks for recip.fmt and rsqrt.fmt | Petar Jovanovic |
2015-09-18 | target-mips: Use tcg_gen_extrh_i64_i32 | Richard Henderson |
2015-08-24 | tcg: Remove tcg_gen_trunc_i64_i32 | Richard Henderson |
2015-08-13 | target-mips: simplify LWL/LDL mask generation | Aurelien Jarno |
2015-08-04 | target-mips: Copy restrictions from ext/ins to dext/dins | Richard Henderson |
2015-08-04 | target-mips: fix semihosting for microMIPS R6 | Leon Alrae |
2015-07-15 | target-mips: fix page fault address for LWL/LWR/LDL/LDR | Aurelien Jarno |
2015-07-15 | target-mips: fix logically dead code reported by Coverity | Leon Alrae |
2015-06-26 | target-mips: microMIPS32 R6 POOL16{A, C} instructions | Yongbok Kim |
2015-06-26 | target-mips: microMIPS32 R6 Major instructions | Yongbok Kim |
2015-06-26 | target-mips: microMIPS32 R6 POOL32{I, C} instructions | Yongbok Kim |
2015-06-26 | target-mips: microMIPS32 R6 POOL32F instructions | Yongbok Kim |
2015-06-26 | target-mips: microMIPS32 R6 POOL32A{XF} instructions | Yongbok Kim |
2015-06-26 | target-mips: microMIPS32 R6 branches and jumps | Yongbok Kim |
2015-06-26 | target-mips: add microMIPS32 R6 opcode enum | Yongbok Kim |
2015-06-26 | target-mips: signal RI for removed instructions in microMIPS R6 | Yongbok Kim |
2015-06-26 | target-mips: raise RI exceptions when FIR.PS = 0 | Yongbok Kim |
2015-06-26 | target-mips: rearrange gen_compute_compact_branch | Yongbok Kim |
2015-06-26 | target-mips: refactor {D}LSA, {D}ALIGN, {D}BITSWAP | Yongbok Kim |
2015-06-26 | target-mips: remove an unused argument | Yongbok Kim |
2015-06-26 | target-mips: add microMIPS TLBINV, TLBINVF | Yongbok Kim |
2015-06-26 | target-mips: fix {RD, WR}PGPR in microMIPS | Yongbok Kim |
2015-06-26 | target-mips: add Unified Hosting Interface (UHI) support | Leon Alrae |
2015-06-26 | target-mips: remove identical code in different branch | Leon Alrae |
2015-06-22 | disas: Remove uses of CPU env | Peter Crosthwaite |
2015-06-12 | target-mips: add MTHC0 and MFHC0 instructions | Leon Alrae |
2015-06-12 | target-mips: add CP0.PageGrain.ELPA support | Leon Alrae |
2015-06-12 | target-mips: extend selected CP0 registers to 64-bits in MIPS32 | Leon Alrae |
2015-06-12 | target-mips: correct MFC0 for CP0.EntryLo in MIPS64 | Leon Alrae |
2015-06-11 | target-mips: add ERETNC instruction and Config5.LLB bit | Leon Alrae |
2015-06-11 | target-mips: Misaligned memory accesses for MSA | Yongbok Kim |
2015-06-11 | target-mips: Misaligned memory accesses for R6 | Yongbok Kim |
2015-06-11 | target-mips: add Config5.FRE support allowing Status.FR=0 emulation | Leon Alrae |