aboutsummaryrefslogtreecommitdiff
path: root/target-arm/cpu.c
AgeCommit message (Expand)Author
2013-06-25target-arm: Make LPAE feature imply V7MPPeter Maydell
2013-06-25target-arm: Convert TCG to using (index,value) list for cp migrationPeter Maydell
2013-04-19target-arm: port ARM CPU save/load to use VMStateJuan Quintela
2013-03-12target-arm: Override do_interrupt for ARMv7-M profileAndreas Färber
2013-03-12cpu: Replace do_interrupt() by CPUClass::do_interrupt methodAndreas Färber
2013-02-16cpu: Add CPUArchState pointer to CPUStateAndreas Färber
2013-02-16target-arm: Move TCG initialization to ARMCPU initfnAndreas Färber
2013-02-16target-arm: Update ARMCPU to QOM realizefnAndreas Färber
2013-01-30target-arm: Rename CPU typesAndreas Färber
2013-01-27target-arm: Catch attempt to instantiate abstract type in cpu_init()Andreas Färber
2013-01-27target-arm: Detect attempt to instantiate non-CPU type in cpu_init()Andreas Färber
2013-01-15cpu: Move cpu_index field to CPUStateAndreas Färber
2013-01-11target-arm: use type_register() instead of type_register_static()Eduardo Habkost
2012-12-19softmmu: move include files to include/sysemu/Paolo Bonzini
2012-07-12target-arm: Extend feature flags to 64 bitsPeter Maydell
2012-07-12target-arm: Implement privileged-execute-never (PXN)Peter Maydell
2012-06-20target-arm: Remove ARM_CPUID_* macrosPeter Maydell
2012-06-20target-arm: Convert final ID registersPeter Maydell
2012-06-20target-arm: Convert MPIDRPeter Maydell
2012-06-20target-arm: Convert cp15 cache ID registersPeter Maydell
2012-06-20target-arm: Convert cp15 crn=0 crm={1,2} feature registersPeter Maydell
2012-06-20target-arm: Convert cp15 crn=1 registersPeter Maydell
2012-06-20target-arm: Convert cp15 crn=9 registersPeter Maydell
2012-06-20target-arm: Convert cp15 crn=6 registersPeter Maydell
2012-06-20target-arm: convert cp15 crn=7 registersPeter Maydell
2012-06-20target-arm: Convert cp15 crn=15 registersPeter Maydell
2012-06-20target-arm: Convert cp15 crn=2 registersPeter Maydell
2012-06-20target-arm: Convert performance monitor registersPeter Maydell
2012-06-20target-arm: Add register_cp_regs_for_features()Peter Maydell
2012-06-20target-arm: initial coprocessor register frameworkPeter Maydell
2012-06-20target-arm: Fix 11MPCore cache type register valuePeter Maydell
2012-04-27target-arm: Move A9 config_base_address reset value to ARMCPUPeter Maydell
2012-04-27target-arm: Change cpu_arm_init() return type to ARMCPUAndreas Färber
2012-04-21target-arm: Move reset handling to arm_cpu_resetPeter Maydell
2012-04-21target-arm: Move cache ID register setup to cpu specific init fnsPeter Maydell
2012-04-21target-arm: Move feature register setup to per-CPU init fnsPeter Maydell
2012-04-21target-arm: Move SCTLR reset value setup to per cpu init fnsPeter Maydell
2012-04-21target-arm: Move CTR setup to per cpu init fnsPeter Maydell
2012-04-21target-arm: Move MVFR* setup to per cpu init fnsPeter Maydell
2012-04-21target-arm: Move FPSID config to cpu init fnsPeter Maydell
2012-04-21target-arm: Move feature bit settings to CPU init fnsPeter Maydell
2012-04-21target-arm: Add QOM subclasses for each ARM cpu implementationPeter Maydell
2012-03-29target-arm: Minimalistic CPU QOM'ificationAndreas Färber
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-13 10:07:22 +0000