aboutsummaryrefslogtreecommitdiff
path: root/hw
AgeCommit message (Expand)Author
2024-07-26pnv/xive2: Dump more END state with 'info pic'Frederic Barrat
2024-07-26pnv/xive2: Refine TIMA 'info pic' outputFrederic Barrat
2024-07-26pnv/xive2: Move xive2_nvp_pic_print_info() to xive2.cFrederic Barrat
2024-07-26pnv/xive2: Fail VST entry address computation if table has no VSDFrederic Barrat
2024-07-26pnv/xive2: Set Translation Table for the NVC port spaceFrederic Barrat
2024-07-26pnv/xive2: Enable VST NVG and NVC index compressionFrederic Barrat
2024-07-26pnv/xive2: Configure Virtualization Structure Tables through the PCFrederic Barrat
2024-07-26pnv/xive2: Add NVG and NVC to cache watch facilityFrederic Barrat
2024-07-26pnv/xive: Support cache flush and queue sync inject with notificationsNicholas Piggin
2024-07-26pnv/xive2: Structure/define alignment changesMichael Kowal
2024-07-26pnv/xive2: XIVE2 Cache Watch, Cache Flush and Sync Injection supportFrederic Barrat
2024-07-26hw/ppc: SPI controller wiring to P10 chipChalapathi V
2024-07-26hw/block: Add Microchip's 25CSM04 to m25p80Chalapathi V
2024-07-26hw/ssi: Extend SPI modelChalapathi V
2024-07-26hw/ssi: Add SPI modelChalapathi V
2024-07-26ppc/pnv: Add an LPAR per core machine optionNicholas Piggin
2024-07-26ppc/pnv: Implement POWER10 PC xscom registers for direct controlsNicholas Piggin
2024-07-26ppc/pnv: Add a CPU nmi and resume functionNicholas Piggin
2024-07-26ppc/pnv: Add big-core machine propertyNicholas Piggin
2024-07-26ppc/pnv: Add POWER10 ChipTOD quirk for big-coreNicholas Piggin
2024-07-26ppc/pnv: Implement big-core PVR for Power9/10Nicholas Piggin
2024-07-26ppc/pnv: Add allow for big-core differences in DT generationNicholas Piggin
2024-07-26ppc/pnv: Add a big-core mode that joins two regular coresNicholas Piggin
2024-07-26ppc: Add has_smt_siblings property to CPUPPCStateNicholas Piggin
2024-07-26ppc: Add a core_index to CPUPPCState for SMT vCPUsNicholas Piggin
2024-07-26ppc/pnv: Extend chip_pir class method to TIR as wellNicholas Piggin
2024-07-26ppc/pnv: use class attribute to limit SMT threads for different machinesNicholas Piggin
2024-07-26ppc/pnv: Move timebase state into PnvCoreNicholas Piggin
2024-07-26ppc/pnv: Add pointer from PnvCPUState to PnvCoreNicholas Piggin
2024-07-26ppc/pnv: Implement ADU access to LPC spaceNicholas Piggin
2024-07-26ppc/pnv: Begin a more complete ADU LPC model for POWER9/10Nicholas Piggin
2024-07-26ppc/pnv: Implement POWER9 LPC PSI serirq outputs and auto-clear functionNicholas Piggin
2024-07-26ppc/pnv: Fix loss of LPC SERIRQ interruptsGlenn Miles
2024-07-26ppc/pnv: Update Power10's cfam id to use Power10 DD2Aditya Gupta
2024-07-26ppc/vof: Fix unaligned FDT property accessAkihiko Odaki
2024-07-26spapr: Free stdout pathAkihiko Odaki
2024-07-26spapr: Migrate ail-mode-3 spapr capNicholas Piggin
2024-07-24Merge tag 'hw-misc-20240723' of https://github.com/philmd/qemu into stagingRichard Henderson
2024-07-24Merge tag 'pull-vfio-20240723-1' of https://github.com/legoater/qemu into sta...Richard Henderson
2024-07-24Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingRichard Henderson
2024-07-24Merge tag 'for_upstream' of https://git.kernel.org/pub/scm/virt/kvm/mst/qemu ...Richard Henderson
2024-07-23util/fifo8: Introduce fifo8_drop()Philippe Mathieu-Daudé
2024-07-23util/fifo8: Expose fifo8_pop_buf()Philippe Mathieu-Daudé
2024-07-23util/fifo8: Rename fifo8_pop_buf() -> fifo8_pop_bufptr()Philippe Mathieu-Daudé
2024-07-23util/fifo8: Rename fifo8_peek_buf() -> fifo8_peek_bufptr()Philippe Mathieu-Daudé
2024-07-23hw/char/goldfish: Use DMA memory APIPhilippe Mathieu-Daudé
2024-07-23hw/nubus/virtio-mmio: Fix missing ERRP_GUARD() in realize handlerZhao Liu
2024-07-23cxl/mailbox: make range overlap check more readableYao Xingtao
2024-07-23hw/mips/loongson3_virt: remove useless type castYao Xingtao
2024-07-23hw/i2c/mpc_i2c: Fix mmio region sizeBALATON Zoltan
generated by cgit v1.2.3 (git 2.26.2) at 2025-02-27 01:56:50 +0000