index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
riscv
Age
Commit message (
Expand
)
Author
2022-07-03
hw/riscv: boot: Reduce FDT address alignment constraints
Alistair Francis
2022-06-10
hw/core/loader: return image sizes as ssize_t
Jamie Iles
2022-06-10
hw/riscv: virt: Generate fw_cfg DT node correctly
Atish Patra
2022-05-24
hw/riscv: virt: Fix interrupt parent for dynamic platform devices
Anup Patel
2022-05-24
hw/riscv/sifive_u: Resolve redundant property accessors
Bernhard Beschow
2022-05-24
hw/riscv: Make CPU config error handling generous (sifive_e/u/opentitan)
Tsukasa OI
2022-05-24
hw/riscv: Make CPU config error handling generous (virt/spike)
Tsukasa OI
2022-04-29
hw/riscv: Enable TPM backends
Alistair Francis
2022-04-29
hw/riscv: virt: Add device plug support
Alistair Francis
2022-04-29
hw/riscv: virt: Add support for generating platform FDT entries
Alistair Francis
2022-04-29
hw/riscv: virt: Create a platform bus
Alistair Francis
2022-04-29
hw/riscv: virt: Add a machine done notifier
Alistair Francis
2022-04-29
hw/riscv: Don't add empty bootargs to device tree
Bin Meng
2022-04-29
hw/riscv: spike: Add '/chosen/stdout-path' in device tree unconditionally
Bin Meng
2022-04-22
hw/riscv: boot: Support 64bit fdt address.
Dylan Jhong
2022-04-22
hw/riscv: virt: fix DT property mmu-type when CPU mmu option is disabled
Niklas Cassel
2022-04-22
hw/riscv: virt: Exit if the user provided -bios in combination with KVM
Ralf Ramsauer
2022-04-22
riscv: opentitan: Connect opentitan SPI Host
Wilfred Mallawa
2022-04-06
Remove qemu-common.h include from most units
Marc-André Lureau
2022-03-03
hw: riscv: opentitan: fixup SPI addresses
Wilfred Mallawa
2022-03-03
hw/riscv: virt: Increase maximum number of allowed CPUs
Anup Patel
2022-03-03
hw/riscv: virt: Add optional AIA IMSIC support to virt machine
Anup Patel
2022-03-03
hw/riscv: virt: Add optional AIA APLIC support to virt machine
Anup Patel
2022-02-16
hw/riscv: virt: Use AIA INTC compatible string when available
Anup Patel
2022-01-21
hw/riscv: Remove macros for ELF BIOS image names
Anup Patel
2022-01-21
hw/riscv: spike: Allow using binary firmware as bios
Anup Patel
2022-01-21
target/riscv: Support start kernel directly by KVM
Yifei Jiang
2022-01-21
riscv: opentitan: fixup plic stride len
Wilfred Mallawa
2022-01-08
hw/riscv: Use error_fatal for SoC realisation
Alistair Francis
2021-12-20
hw/riscv: Use load address rather than entry point for fw_dynamic next_addr
Jessica Clarke
2021-12-15
hw: Replace trivial drive_get_next() by drive_get()
Markus Armbruster
2021-12-15
hw/sd/ssi-sd: Do not create SD card within controller's realize
Markus Armbruster
2021-10-28
hw/riscv: opentitan: Fixup the PLIC context addresses
Alistair Francis
2021-10-28
hw/riscv: virt: Use the PLIC config helper function
Alistair Francis
2021-10-28
hw/riscv: microchip_pfsoc: Use the PLIC config helper function
Alistair Francis
2021-10-28
hw/riscv: sifive_u: Use the PLIC config helper function
Alistair Francis
2021-10-28
hw/riscv: boot: Add a PLIC config string function
Alistair Francis
2021-10-28
hw/riscv: virt: Don't use a macro for the PLIC configuration
Alistair Francis
2021-10-22
hw/riscv: spike: Use MachineState::ram and MachineClass::default_ram_id
Bin Meng
2021-10-22
hw/riscv: sifive_u: Use MachineState::ram and MachineClass::default_ram_id
Bin Meng
2021-10-22
hw/riscv: sifive_e: Use MachineState::ram and MachineClass::default_ram_id
Bin Meng
2021-10-22
hw/riscv: shakti_c: Use MachineState::ram and MachineClass::default_ram_id
Bin Meng
2021-10-22
hw/riscv: opentitan: Use MachineState::ram and MachineClass::default_ram_id
Bin Meng
2021-10-22
hw/riscv: microchip_pfsoc: Use MachineState::ram and MachineClass::default_ra...
Bin Meng
2021-10-22
hw/riscv: opentitan: Update to the latest build
Alistair Francis
2021-10-22
target/riscv: Replace riscv_cpu_is_32bit with riscv_cpu_mxl
Richard Henderson
2021-10-22
hw/riscv: virt: Use machine->ram as the system memory
Mingwang Li
2021-10-07
hw/riscv: shakti_c: Mark as not user creatable
Alistair Francis
2021-09-21
hw/riscv: opentitan: Correct the USB Dev address
Alistair Francis
2021-09-21
hw/riscv: virt: Add optional ACLINT support to virt machine
Anup Patel
[next]