aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2024-06-28target/i386: fix CC_OP dumpPaolo Bonzini
2024-06-28include: move typeof_strip_qual to compiler.h, use it in QAPI_LIST_LENGTH()Paolo Bonzini
2024-06-28exec: don't use void* in pointer arithmetic in headersRoman Kiryanov
2024-06-28exec: avoid using C++ keywords in function parametersRoman Kiryanov
2024-06-28block: rename former bdrv_file_open callbacksPaolo Bonzini
2024-06-28block: remove separate bdrv_file_open callbackPaolo Bonzini
2024-06-28block: do not check bdrv_file_openPaolo Bonzini
2024-06-28block: make assertion more genericPaolo Bonzini
2024-06-28meson: remove dead optimization optionPaolo Bonzini
2024-06-28meson: allow configuring the x86-64 baselinePaolo Bonzini
2024-06-28Revert "host/i386: assume presence of SSE2"Paolo Bonzini
2024-06-28Revert "host/i386: assume presence of SSSE3"Paolo Bonzini
2024-06-28Revert "host/i386: assume presence of POPCNT"Paolo Bonzini
2024-06-28configure: detect --cpu=mipsisa64r6Paolo Bonzini
2024-06-27Merge tag 'pull-riscv-to-apply-20240627-1' of https://github.com/alistair23/q...Richard Henderson
2024-06-27target/riscv: Apply modularized matching conditions for icount triggerAlvin Chang
2024-06-27target/riscv: Apply modularized matching conditions for watchpointAlvin Chang
2024-06-27target/riscv: Add functions for common matching conditions of triggerAlvin Chang
2024-06-26target/riscv: Remove extension auto-update check statementsFrank Chang
2024-06-26target/riscv: Add Zc extension implied ruleFrank Chang
2024-06-26target/riscv: Add multi extension implied rulesFrank Chang
2024-06-26target/riscv: Add MISA extension implied rulesFrank Chang
2024-06-26target/riscv: Introduce extension implied rule helpersFrank Chang
2024-06-26target/riscv: Introduce extension implied rules definitionFrank Chang
2024-06-26target/riscv: fix instructions count handling in icount modeClément Léger
2024-06-26target/riscv: Fix froundnx.h nanbox checkBranislav Brzak
2024-06-26hw/riscv/virt.c: Make block devices default to virtioSunil V L
2024-06-26target/riscv: Support the version for ss1p13Fea.Wang
2024-06-26target/riscv: Reserve exception codes for sw-check and hw-errFea.Wang
2024-06-26target/riscv: Add MEDELEGH, HEDELEGH csrs for RV32Fea.Wang
2024-06-26target/riscv: Add 'P1P13' bit in SMSTATEEN0Fea.Wang
2024-06-26target/riscv: Define macros and variables for ss1p13Fea.Wang
2024-06-26target/riscv: Reuse the conversion function of priv_specJim Shu
2024-06-26target/riscv/kvm: define TARGET_KVM_HAVE_GUEST_DEBUGChao Du
2024-06-26target/riscv/kvm: handle the exit with debug reasonChao Du
2024-06-26target/riscv/kvm: add software breakpoints supportChao Du
2024-06-26hw/riscv/virt.c: imsics DT: add '#msi-cells'Daniel Henrique Barboza
2024-06-26hw/riscv/virt.c: imsics DT: add 'qemu, imsics' to 'compatible'Daniel Henrique Barboza
2024-06-26hw/riscv/virt.c: change imsic nodename to 'interrupt-controller'Daniel Henrique Barboza
2024-06-26hw/riscv/virt.c: aplic DT: rename prop to 'riscv, delegation'Daniel Henrique Barboza
2024-06-26hw/riscv/virt.c: aplic DT: add 'qemu, aplic' to 'compatible'Daniel Henrique Barboza
2024-06-26hw/riscv/virt.c: rename aplic nodename to 'interrupt-controller'Daniel Henrique Barboza
2024-06-26hw/riscv/virt.c: add aplic nodename helperDaniel Henrique Barboza
2024-06-26hw/riscv/virt.c: add address-cells in create_fdt_one_aplic()Daniel Henrique Barboza
2024-06-26target/riscv: zvbb implies zvkbJerry Zhang Jian
2024-06-26target/riscv: Move Guest irqs out of the core local irqs range.Rajnesh Kanwal
2024-06-26target/riscv: Extend virtual irq csrs masks to be 64 bit wide.Rajnesh Kanwal
2024-06-24Merge tag 'pull-vfio-20240624' of https://github.com/legoater/qemu into stagingRichard Henderson
2024-06-24Merge tag 'sdmmc-20240624' of https://github.com/philmd/qemu into stagingRichard Henderson
2024-06-24vfio/container: Move vfio_container_destroy() to an instance_finalize() handlerCédric Le Goater