aboutsummaryrefslogtreecommitdiff
path: root/tests/pnv-xscom-test.c
diff options
context:
space:
mode:
authorCédric Le Goater <clg@kaod.org>2018-01-15 19:04:02 +0100
committerDavid Gibson <david@gibson.dropbear.id.au>2018-01-17 09:35:24 +1100
commit09279d7e7b08ebfaaa40060843dbc8f33977548f (patch)
tree32f5d6eae09c2ed7607e72aa3181d090a65ea683 /tests/pnv-xscom-test.c
parent83028a2b2871d3787e2fb55fe3e5cd2dda6cc378 (diff)
ppc/pnv: change core mask for POWER9
When addressed by XSCOM, the first core has the 0x20 chiplet ID but the CPU PIR can start at 0x0. Signed-off-by: Cédric Le Goater <clg@kaod.org> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
Diffstat (limited to 'tests/pnv-xscom-test.c')
-rw-r--r--tests/pnv-xscom-test.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/tests/pnv-xscom-test.c b/tests/pnv-xscom-test.c
index a1a119c091..9d545c4718 100644
--- a/tests/pnv-xscom-test.c
+++ b/tests/pnv-xscom-test.c
@@ -49,7 +49,7 @@ static const PnvChip pnv_chips[] = {
.xscom_base = 0x000603fc00000000ull,
.xscom_core_base = 0x0ull,
.cfam_id = 0x220d104900008000ull,
- .first_core = 0x20,
+ .first_core = 0x0,
},
#endif
};