aboutsummaryrefslogtreecommitdiff
path: root/include/hw/riscv/opentitan.h
diff options
context:
space:
mode:
authorAnup Patel <anup.patel@wdc.com>2022-02-20 14:25:26 +0530
committerAlistair Francis <alistair.francis@wdc.com>2022-03-03 13:14:50 +1000
commit0631aaae31cccf5ae61e8c67c198e064bfaafc66 (patch)
treeec2a60aac36861b8aa015c4e68bfdeb7803e4f3d /include/hw/riscv/opentitan.h
parentc65bc383edc7aa7c12afcdad3be30521b3280203 (diff)
hw/riscv: virt: Increase maximum number of allowed CPUs
To facilitate software development of RISC-V systems with large number of HARTs, we increase the maximum number of allowed CPUs to 512 (2^9). We also add a detailed source level comments about limit defines which impact the physical address space utilization. Signed-off-by: Anup Patel <anup.patel@wdc.com> Signed-off-by: Anup Patel <anup@brainfault.org> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Frank Chang <frank.chang@sifive.com> Message-Id: <20220220085526.808674-6-anup@brainfault.org> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'include/hw/riscv/opentitan.h')
0 files changed, 0 insertions, 0 deletions